#### **<u>FLAT-WRAP</u>™** A Novel Approach to Copper Wrap Plate

#### Rajwant Sidhu, Ph.D.; DDI, Corp.

#### Abstract:

Copper Wrap Plate as specified in IPC 6012B table 3-2, is a requirement developed to enhance reliability for PCB's designed with via structures that require planarization and surface capping. PCB's built without wrap plating are more prone to failures associated with separation between the interconnection of the barrel copper to the surface copper. The improvement in reliability is a function of the copper wrap thickness, which supports the difference in IPC requirements for Class II and Class III programs. The general rule is "the thicker the wrap plating the better the reliability." The increase in copper thickness, associated with wrap plating, however competes with the ability for PCB fabricators to manufacture products with high density and fine features. The general rule for manufacturing fine features is "the thinner the copper the better the manufacturability."

The **technology** developed by **DDI Corp**. called **FLAT-WRAP<sup>TM</sup>** offers a copper wrap solution that does not require buildup of copper on the external surface of a filled plated hole. This allows the improvement in reliability without sacrificing the ability to manufacture designs with high density and/or fine features. This technology also facilitates, in process nondestructive copper thickness measurements and ensures consistency of copper wrap thickness across the entire board surface. In this technology, the external surface copper thickness of filled plated holes will control the copper wrap thickness. In Printed Circuit Board designs requiring multiple copper wraps, the benefits of this technology are even more evident.

This article examines the current process problems with copper wrap plate and discusses the benefits provided by the **new technology** with respect to manufacturing and reliability.

#### Introduction:

Multilayer PCB production is a constantly evolving, increasingly complex interplay of, processing techniques, customer demands, design rules, and product specifications. Many times new processes will be added to meet certain demands, but are not easily and fully integrated into the existing process web. There is always a search for better ways to improve and simplify manufacturing processes. IPC added Copper Wrap Plate requirement to IPC 6012B specification, requiring copper plating from the filled plated hole to continue around the knee of the hole and onto the surface. This requirement was introduced to improve reliability for failures due to separation between surface features/caps and the plated hole-wall. The increased surface copper thickness due to copper wrap plate posed additional challenges for manufacturers to manufacture and designers to design the PCB's. This article highlights the current issues for dealing with the copper wrap requirements specified in IPC 6012B and the benefits of the new technology called **FLAT-WRAP**<sup>TM</sup>.

#### **IPC 6012 Wrap Plating Specification:**

IPC-6012B specifies that Copper Wrap Plating shall be continuous from the filled plated hole onto the external surface of the plated structure and extend by a minimum of 25 microns (984 micro-inches) where an annular ring is required. Figure 1 shows this requirement.

Figure 2, shows that any reduction of wrap plating by processing (sanding, etching, planarization, etc.) resulting in insufficient wrap plating is not allowed. IPC-6012B Table 3-2 gives the requirements for copper wrap thickness. The continuous minimum wrap requirement for class 2 designs is 0.000197" and for class 3 designs is 0.000472".





Figure 3 shows a sketch of a PCB design with three different sets of blind vias sharing a common layer and having terminations on different layers built with conventional copper wrap process. Three sequential copper wrap plates are required for this type of design.




Total surface copper after 3x wrap

Figure 3 Conventional Copper Wrap Plate

#### **Reliability vs. Copper Wrap Plate:**

Figures 4 and 5 are cross-sectional views of filled plated holes showing varying degrees of separation between the copper barrel and their corresponding surface copper caps.

The thermally induced separations are the result of insufficient or no copper wrap plating.



Figures 6 and 7 are cross sectional views of filled plated holes with sufficient Copper Wrap Plate. The holes in figures 6 and 7 were thermally stressed similar to the failed holes shown in Figure 4 and 5. These holes show no sign of separation between the copper barrel and their corresponding surface copper caps validating that copper wrap plate improves reliability.






Figure 6





Figures 8 and 9 are cross sectional views of filled plated holes with visible copper wrap plate but exhibiting separation between hole wall and the plated copper caps over the filled plated holes. The holes in figures 8 and 9 were thermally stressed similar to the failed vias shown in Figure 4 and 5. In these examples, copper wrap is evident; however the thickness is not sufficient to prevent separation. The hole size, type of fill material and board material, construction & thickness are functions of how much copper wrap plate may be sufficient to insure reliability.



#### **PCB Industry Issues**


PCB's requiring filled plated holes, with copper wrap plate are less prone to thermally induced separations between surface features and the plated hole-wall. However, conventional wrap plating increases surface copper thickness due to copper wrap build up over surface copper.


This increased thickness makes it difficult for fabricators to produce PCBs with higher density and fine lines. IPC specification for Class 2 requires a minimum of .0002" continuous copper wrap from hole-wall onto the external surface of a plated structure and IPC Class 3 requires a minimum of .0005" continuous copper wrap. The problem here is, how to build high reliability PCB's without compromising the design rules that are required to fabricate HDI designs.

Table 1 illustrates the effect of copper wrap on fabrication design rules for line width and space. For example, starting with 3/8 oz copper foil, this particular fabricator shows a space requirement of 0.0035" to produce 0.003" features for designs that **do not** require wrap plating. In the same example, if two copper wraps are needed the space requirement increases from 0.0035" to 0.007" for Class 2 and from 0.0035" to 0.0085" for Class 3 (standard builds).

	Table 1										
Space Require	Space Requirements for PCB's requiring Copper Wrap Plate (Conventional Process)										
					IPC 6012B Class 3						
Design Rule (3/8 Oz Cu)		1X Wrap	2X Wrap	3X Wrap	No Wrap	1X Wrap	2X Wrap	3X Wrap			
Space req.	0.0035''	0.005"	0.007''	0.009"	0.0035''	0.00575"	0.0085''	0.0115"			

Fabrication processes such as lamination; plating and planarization have an affect on the consistency of copper wrap plating thickness across a PCB panel. Variation from these processes force fabricators to plate more copper on external surface of filled plated holes than required by IPC specification 6012B. This is done to insure minimum copper wrap is maintained across the entire panel which further reduces the capability to produce fine lines and spaces. Figures 10 shows copper wrap plating for a filled plated hole with **three Class 2 wraps**. The total surface copper thickness of three copper wrap plates and initial copper foil is 0.0014". This copper thickness is etched to create the surface copper features. Figure 11 shows the top of the BGA pad features illustrated by the cross-section view in figure 10. Starting with an imaged pad size of 0.022", the resulting finished diameter of the pad is 0.0176" as measured from the top. Likewise, figure 12 shows copper wrap plating copper foil is 0.0029". This copper thickness is etched to create the surface copper features. Figure 13 shows the top of the BGA pad features illustrated by the cross-section view in Figure 12. Starting with an imaged pad size of 0.022", the resulting finished diameter of the pad is 0.0137" as measured from the top.





Surface Copper Class 2 Design (3X Wrap) Side view of pad in Figure 11 Pad Size Class 3 Design (3X Copper Wrap)






Figure 12 Figure 13
Surface Copper Class 3 Design (3X Wrap) Pad Size Class 3 Design (3X Copper Wrap)
Side view of pad in Figure 13

#### **Conventional Process:**

There are two commonly used conventional processes for processing PCB's with copper wrap requirements.

The less common technique is to image and plate a dot image around via fill holes and the barrel at the same time. After via fill, the bumps are partially sanded in order to leave an annular ring of copper wrap plate on the surface. The only way to measure the amount of Copper Wrap Plate is with destructive cross-sectioning technique. The complete lot is generally accepted or rejected based on one or two correlations between test coupons and the board area. Since each panel is planarized individually, cross sections from one panel may not represent the copper wrap plate thickness on other panels within the lot. With this technique, if the through-holes with wrap requirements are in a tight BGA area, it becomes very difficult for the photo resist to conform around pads/bumps for subsequent processing. This could ultimately cause shorts between BGA pads.

The most common Copper Wrap Plate process is to panel plate the hole-wall and the surface simultaneously. Plating on the surface must exceed the minimum required thickness of copper wrap plate to facilitate the planarization process. A selective barrel plate process is used to further plate the hole-wall to the customer specification. The holes after selective barrel plate are via filled and planarized to remove the excess via fill material and plated bumps around the filled holes to obtain a flat copper surface. This is done with care to leave sufficient copper wrap plate thickness on the panel surface in order to meet the minimum specified wrap thickness in IPC 6012B, table 3.2. Destructive cross sections are required to verify wrap thickness. Using this wrap process, additional wrap plating cycles will add additional thickness to the surface copper. Table 2 shows the variation of one Class 2 copper wrap with 3/8 oz foil. The table illustrates the variation across one panel and from panel-to-panel within a 5-panel lot.

			Table 2			
COPPER	WRAP NTIONAL-	AND TOTAL	SURFACE CO	PPER THICKNE	SS VARIATION	
PRODUC		SIDE - 1		SIDE - 2		
Panel #	X-sec. #	COPPER WRAP	SURFACE COPPER	COPPER WRAP	SURFACE COPPER	
1	5	0.00033"	0.00079"	0.00031"	0.00076"	
1	4	0.00039"	0.00088"	0.00048"	0.00089"	
1	3	0.00043"	0.00091"	0.00048"	0.00084"	
1	2	0.00034"	0.00087"	0.00048"	0.00081"	
1	1	0.00021"	0.00075"	0.00030"	0.00082"	
2	1	0.00051"	0.00094"	0.00045"	0.00092"	
3	1	0.00027"	0.00074"	0.00027"	0.00079"	
4	1	0.00037"	0.00090"	0.00046"	0.00094"	
5	1	0.00040"	0.00094"	0.00054"	0.00107"	
Statistical	Analysis					
Max		0.000510"	0.000940"	0.000540"	0.001070"	
Min		0.000210"	0.000740"	0.000270"	0.000760"	
Range		0.000300"	0.000200"	0.000270"	0.000310"	
Average		0.000361"	0.000858"	0.000419"	0.000871"	
Std Dev		0.000088"	0.000078"	0.000098"	0.000096"	
Std Dev (F	Panel)	0.000083"	0.000096"	0.000096"	0.000047"	
Std Dev (I	Lot)	0.000117"	0.000115"	0.000115"	0.000111"	

#### A Novel Solution to the Wrap Plate issues

The new technology offers a novel solution to the design and manufacturing issues related to copper wrap requirements. This technology offers reliability without limiting fabrication capability. The new technology also offers the benefit of verifying the wrap thickness without coupon correlation and destructive cross-sectioning analysis. With this technology, one can control the copper wrap thickness by changing the starting surface copper thickness. Figure 14 shows a sketch of a similar PCB design as shown in Figure 3 with three different sets of blind vias sharing a common layer and having terminations on different layers built with new copper wrap process. This design also requires three sequential wrap plate cycles.




Figure 14

Table 3 shows theoretical surface copper buildup for multiple wraps, comparing conventional Class 2, Class 3 and Class 3 with **the new technology**. With conventional wrap process, the surface copper thickness increases with every wrap plate cycle. With the **new technology**, the surface copper thickness remains the same regardless of the number of wrap plate cycles.

	Table 3											
SURFACE	SURFACE COPPER THICKNESS (INCLUDING FOIL (H oz.)) FOR COPPER WRAP PLATE											
CLASS 2 (	CLASS 2 (Conventional) CLASS 3 (Conventional)						CLASS 3 (New Process)					
1X	2X	3X	1X	2X	3X	1X	2X	3X				
0.0009"-	0.0011"-	0.0013"-	0.0012"-	0.0017"-	0.0022"-	0.0006"-	0.0006"-	0.0006"-				
0.0012"	0.0017"	0.0022"	0.0015"	0.0023"	0.0031"	0.0009"	0.0009"	0.0009"				

Table 4 shows a comparison of surface copper thickness and finished pad size starting with half-ounce foil and an imaged pad size of 0.022" for Conventional Class 2 & Class 3 and **Class 3** with the **new technology.** The surface copper thickness is critical as this thickness of copper is etched to create copper surface features.

	Table 4											
PAD SIZE COMPARISON (STARTING PAD SIZE 0.022")												
Conventional Process Conventional Process						New Technology						
CLASS 2 (3X WRAP)			CLASS 3 (3X W	RAP)		CLASS 3 (3X WRAP)						
Surface Copper	Finished Pad Finished Pa		Pad	Surface Copper	Finished	Pad						
Surface Copper	Size		Surface Copper	Size		Surface Copper	Size					
0.0141"	0.01762"		0.00286"	0.01369"		0.00074"	0.01901"					

Table 5 illustrates the benefit of the **new technology** on fabrication design rules with copper wrap requirements. Starting with 3/8 oz copper foil, this particular fabricator shows a space requirement of 0.0035" to produce 0.003" features for designs that <u>do not</u> require wrap plating. Starting with the same surface copper thickness, the space requirement remains the same with the **new technology** regardless of the number of wrap plate cycles.

	Table 5											
Space Require	Space Requirements for PCB's requiring Copper Wrap Plate (New Technology)											
Design Rules	IPC 6012B	Class 2			IPC 6012B	Class 3						
(3/8 Oz Cu)	No Wrap	1X Wrap	2X Wrap	3X Wrap	No Wrap	1X Wrap	2X Wrap	3X Wrap				
Etch comp	0.0005"	0.0005"	0.0005"	0.0005"	0.0005"	0.0005"	0.0005"	0.0005"				
Space req.	0.0035"	0.0035"	0.0035"	0.0035"	0.0035"	0.0035"	0.0035"	0.0035"				

Figures 15-17 show the advantage of controlled feature size produced by using the **new technology**. Figure 15 shows the image photo-tool with a pad size (0.022") used to produce the pads shown in Figures 16 and 17 and previous Figures 10,11,12, and 13. Figure 16 shows copper wrap plating with the **new technology** for a filled plated hole with three Class 3 wraps. The total surface copper thickness of three copper wrap plates and initial surface copper is 0.0007". This copper thickness is etched to create the surface copper features. Figure 17 shows the top of the BGA pad features illustrated by the cross-section view in figure 16. Starting with an imaged pad size of 0.022", the resulting finished pad diameter is 0.0190" as measured from the top.





Figure 15 A/W Pad Size



(3X Wrap) Pad Size Clas (New Technology)

#### **Description of the New Process**

In **the new** process, the copper wrap plate is created by selectively recessing or removing the surface copper around the filled plated holes.

The plating from the hole-wall continuously wraps onto the surface of the substrate to substantially the same thickness height of the surface copper. This feature of this process allows verification of the wrap plate thickness without destructive cross sectioning. The wrap thickness can be measured by using a surface copper probe. This process also enables fabricators to verify wrap thickness across the entire panel and for each panel within a lot. Figure 18 shows that the wrap plate thickness is essentially the same as the initial starting thickness of the surface copper. Figure 19 shows a cross section of the entire filled plated hole shown in Figure 18.









Figure 19

Table 6 shows the variation of one Class 2 copper wrap starting with 3/8 oz foil. The table illustrates the variation across one panel and from panel-to-panel within a 5-panel lot.

			Table 6			
COPPER	WRAP DLOGY-Cla		URFACE COPPER	R THICNESS VA	RIATION (NEW	
PRODUC LOT #2		SIDE - 1		SIDE - 2		
Panel #	X-sec. #	COPPER WRAP	SURFACE COPPER	COPPER WRAP	SURFACE COPPER	
1	5	0.00053"	0.00053"	0.00050"	0.00050"	
1	4	0.00054"	0.00054"	0.00054"	0.00054"	
1	3	0.00056"	0.00056"	0.00053"	0.00053"	
1	2	0.00052"	0.00052"	0.00053"	0.00053"	
1	1	0.00050"	0.00050"	0.00046"	0.00046"	
2	1	0.00053"	0.00053"	0.00051"	0.00051"	
3	1	0.00055"	0.00055"	0.00051"	0.00051"	
4	1	0.00051"	0.00051"	0.00054"	0.00054"	
5	1	0.00054"	0.00054"	0.00049"	0.00049"	
Statistica	l Analysis					
Max		0.000560"	0.000560"	0.000540"	0.000540"	
Min		0.000500"	0.000500"	0.000460"	0.000460"	
Range		0.000060"	0.000060"	0.000080"	0.000080"	
Average		0.000531"	0.000531"	0.000512"	0.000512"	
Std Dev		0.000019"	0.000019"	0.000026"	0.000026"	
Std Dev ()	Panel)	0.000022"	0.000022"	0.000033"	0.000033"	
Std Dev ()	Lot)	0.000021"	0.000021"	0.000029"	0.000029"	

Figure 20 and 21 shows a schematic sketch comparison of a PCB design with three different sets of blind holes sharing a common layer that terminate on different layers. For this type of design, three copper wraps are required on the common layer. Figure 20 represents the design built with conventional copper wrap plate. Figure 21 shows the same design built with **the new** technology. Figure 21 compared to Figure 20, illustrates the benefit of creating multiple copper wrap plates without adding additional copper to the surface copper thickness.



#### **Reliability Test Results of New Technology**

The reliability of **this technology** was demonstrated through a series of vigorous thermal testing methods including lead free assembly simulation. Sample coupons were tested using PCB industry recognized test techniques as follows:

- 1. Solder Float test (3X & 6X) at  $500^{\circ}$ F and  $550^{\circ}$ F
- 2. Lead free reflow assembly simulation
- 3. Interconnect Stress Test (IST)
- 4. Highly Accelerated Thermal Shock (HATS)
- 5. Materials tested: High Tg FR-4 and Polyimide

The Test matrix and test results are listed in Table 5,6,7,8 and 9.

			TA	ABLE	E 5		
Description of 1	Tests for 8 layer	PCB with 3 X Wra	ap on l	ayer	Remarks	Test Status	Test Results
Production Tests	Marocoction	Plated Barrel	Recorc Avg Plating Thickr	r	Microsection analysis performed by DDi	Completed	Passed
			260	3X	BGA coupons - DDi	Completed	Passed
	Solder Float Test	Temperature Deg C	(500)	6X	BGA coupons - DDi	Completed	Passed
Pb-Free Assy	- Microsection PTH Quality	(Deg F)		3X	BGA coupons - DDi	Completed	Passed
Process			(550)	6X	BGA coupons - DDi	Completed	Passed
	Pb Free Reflow Assembly	Temperature Deg C	260	4X	Microtek Labs to process BGA coupons through Pb Free profile through IR		Passed
	Simulation	(Deg F)	<sup>(500)</sup> 6X		Reflow oven and DDi to do microsection analysis		Passed
		IST Pre-	721		3 coupons / preconditioning (Total of 18 coupons). Dual sense test performed by DDi VA Two different test	Completed &	Blind Vias No Failure & Thru Vias
Reliability		conditioning cycles at 260 C	6X 6		VA. Two different test conditions with Non- Cond & Cond via fill materials	Avg Cycles	Pass 864 @ 6X & 1176 @ 4X
Fests	UATS Uighly	Pb Free Assembly	0		A total of 36 coupons	Coupons tested	
		conditioning, peak	4X		were tested with 3 pre- conditions, 6 As Is, 15 @	Labs to 500	Passed
		temp 260°C	6X		4X and 15 @ 6X	cycles	

#### Summary of HATS testing for High Tg FR4 laminate and prepreg Testing done by MICROTEK Laboratories

			Reflow	HATS test	to 500 cycles		
Coupon #	Description	Coupon	pre- condition @ 260°C	Net 1 - Through Vias L1- L8	Net 2 - Through Vias L1- L8	Net 3 - Blind Vias L1- L6	Net 4 - Blind Vias L1- L7
1	Conventional IPC Class 2	HATS_0722	бх	Pass	Pass	Pass	3
2	Conventional IPC Class 2	HATS_0722	бx	Pass	Pass	Pass	Pass
3	Conventional IPC Class 2	HATS_0722	бx	Pass	Pass	Pass	Pass
4	Conventional IPC Class 2	HATS_0722	6x	Pass	Pass	Pass	Pass
5	Conventional IPC Class 3	HATS_0722	6x	Pass	Pass	Pass	Pass
6	Conventional IPC Class 3	HATS_0722	бx	Pass	Pass	Pass	Pass
7	Conventional IPC Class 3	HATS_0722	6x	Pass	Pass	Pass	Pass
8	Conventional IPC Class 3	HATS_0722	бx	Pass	Pass	Pass	Pass
9	New Approach	HATS_0722	бx	Pass	Pass	Pass	Pass
10	New Approach	HATS_0722	бх	Pass	Pass	Pass	Pass
11	New Approach	HATS_0722	бх	Pass	Pass	Pass	Pass
12	New Approach	HATS_0722	бх	Pass	Pass	Pass	Pass
13	Conventional IPC Class 2	HATS_0722	4x	Pass	Pass	Pass	123
14	Conventional IPC Class 2	HATS_0722	4x	Pass	Pass	Pass	Pass
15	Conventional IPC Class 2	HATS_0722	4x	Pass	Pass	Pass	Pass
16	Conventional IPC Class 2	HATS_0722	4x	Pass	Pass	Pass	Pass
17	Conventional IPC Class 3	HATS_0722	4x	Pass	Pass	Pass	Pass
18	Conventional IPC Class 3	HATS_0722	4x	Pass	Pass	Pass	Pass
19	Conventional IPC Class 3	HATS_0722	4x	Pass	Pass	Pass	Pass
20	Conventional IPC Class 3	HATS_0722	4x	Pass	Pass	Pass	N/A
21	New Approach	HATS_0722	4x	Pass	Pass	Pass	Pass
22	New Approach	HATS_0722	4x	Pass	Pass	Pass	Pass
23	New Approach	HATS_0722	4x	Pass	Pass	Pass	Pass
24	New Approach	HATS_0722	4x	Pass	Pass	Pass	Pass
25	Conventional IPC Class 2	HATS_0722	As is	Pass	Pass	Pass	Pass
26	Conventional IPC Class 2	HATS_0722	As is	Pass	Pass	Pass	Pass
27	Conventional IPC Class 2	HATS_0722	As is	Pass	Pass	Pass	Pass
28	Conventional IPC Class 2	HATS_0722	As is	Pass	Pass	Pass	Pass
29	Conventional IPC Class 3	HATS_0722	As is	Pass	Pass	Pass	Pass
30	Conventional IPC Class 3	HATS_0722	As is	Pass	Pass	Pass	Pass
31	Conventional IPC Class 3	HATS_0722	As is	Pass	Pass	Pass	Pass
32	Conventional IPC Class 3	HATS_0722	As is	Pass	Pass	Pass	Pass
33	New Approach	HATS_0722	As is	Pass	Pass	Pass	Pass
34	New Approach	HATS_0722	As is	Pass	Pass	Pass	Pass
35	New Approach	HATS_0722	As is	Pass	Pass	Pass	Pass
36	New Approach	HATS_0722	As is	Pass	Pass	Pass	Pass

Summary of IST testing for High Tg FR4 laminate and prepreg
Testing done by PWB Interconnect Solutions Inc.

Description / Pre-	IST Cycles to I	Failure -	All Data		1		1	1 -	1
condition	Coupon	P1	%	<b>S1</b>	%	<b>S2</b>	%	Com b	Result
New Approach - 4X260°C	SL08041A_1	1000	-1.1	1000	0	1000	-1.1	1000	Accept
New Approach - 4X260°C	SL08041A_2	1000	-0.1	1000	1.5	1000	-0.1	1000	Accept
New Approach - 4X260°C	SL08041A_3	1000	-0.1	1000	1	1000	-0.5	1000	Accept
IPC Class 2 - 4X260°C	SL08040A_1	1000	-0.1	1000	-0.1	1000	0.1	1000	Accept
IPC Class 2 - 4X260°C	SL08040A_2	627	10	627	-0.3	627	-0.2	627	Post
IPC Class 2 - 4X260°C	SL08040A_3	1000	0.1	1000	0	1000	-0.6	1000	Accept
IPC Class 3 - 4X260°C	SL08040A_1	1000	0	1000	0	1000	0	1000	Accept
IPC Class 3 - 4X260°C	SL08040A_2	1000	0	1000	0	1000	0	1000	Accept
IPC Class 3 - 4X260°C	SL08040A_3	1000	0	1000	0	1000	0	1000	Accept
New Approach - 6X260°C	SL08040A-1	1000	0.5	677	10	1000	-0.1	677	<b>S</b> 1
New Approach - 6X260°C	SL08040A-2	1000	1	594	10	1000	-0.1	594	S1
New Approach - 6X260°C	SL08040A_3	1000	1	923	10	1000	0	923	S1
IPC Class 2 - 6X260°C	SL08040A_1	1000	1.7	1000	1.3	1000	1.4	1000	Accept
IPC Class 2 - 6X260°C	SL08040A_2	397	10	397	-0.2	397	0.1	397	Post
IPC Class 2 - 6X260°C	SL08040A_3	1000	0.5	1000	0.6	1000	0.8	1000	Accept
IPC Class 3 -6X260°C	SL08040A_1	1000	0.9	1000	0.8	1000	1.3	1000	Accept
IPC Class 3 - 6X260°C	SL08040A_2	1000	6	1000	0.4	1000	1.1	1000	Accep
IPC Class 3 - 6X260°C	SL08040A_3	1000	0.8	1000	0.8	1000	1.1	1000	Accep
New Approach - 4X260°C	SL08041A_1	1000	1.1	1000	1.6	1000	1.4	1000	Accept
New Approach - 4X260°C	SL08041A_2	1000	3.6	1000	1	1000	1.5	1000	Accept
New Approach - 4X260°C	SL08041A_3	1000	2.2	1000	4.3	1000	3.5	1000	Accept
New Approach - 6X260°C	SL08041A_1	1000	-0.1	1000	2.5	1000	0.1	1000	Accept
New Approach - 6X260°C	SL08041A_2	1000	-0.6	1000	-0.2	1000	-0.4	1000	Accept
New Approach - 6X260°C	SL08041A_3	1000	1.8	1000	0.5	1000	0	1000	Accept
Summary		Mean		Std De	ev	Min cy	vcles	Max cy	vcles
Conventional IPC Class 2		837.3		262.3		397		1000	
Conventional IPC Class 3	, P1	1000		0		1000		1000	
New Approach, P1		1000		0		1000		1000	
Conventional IPC Class 2	, S1	837.3		262.3		397		1000	
Conventional IPC Class 3, S1		1000		0		1000		1000	
New Approach, S1		932.83		141.72		594		1000	
Conventional IPC Class 2, S2		837.3		262.3			397		
Conventional IPC Class 3		1000		0		1000		1000	
New Approach, S2	·	1000		0		1000		1000	
Coupon SL08040A, S1 =	L1-L8 PTH wit	h CB100	and S2	= L1-L7 v	with non-	-conducti <sup>*</sup>	ve via fil	1	

#### Coupon SL08041A, S1 = L1-L8 PTH with CB100 and S2 = L1-L6 with non-conductive via fill

	y of HATS testing f		Tabl							
Testing d	one by MICROTE	K Laboratories	1							
			REFLOW	HATS test to 500 cycles						
Coupon #	Description	Coupon	pre- condition @ 260°C	Net 1 - Through Vias L1- L8	Net 2 - Through Vias L1- L8	Net 3 – Blind Vias L1- L6	Net 4 – Blind Vias L1- L7			
1	New Approach	HATS_0722	As Is	Pass	Pass	Pass	Pass			
2	New Approach	HATS_0722	As Is	Pass	Pass	Pass	Pass			
3	New Approach	HATS_0722	As Is	Pass	Pass	Pass	Pass			
4	New Approach	HATS_0722	As Is	Pass	Pass	Pass	Pass			
5	New Approach	HATS_0722	As Is	Pass	Pass	Pass	Pass			
6	New Approach	HATS_0722	As Is	Pass	Pass	Pass	Pass			
7	New Approach	HATS_0722	As Is	Pass	Pass	Pass	Pass			
8	New Approach	HATS_0722	As Is	Pass	Pass	Pass	Pass			
9	New Approach	HATS_0722	As Is	Pass	Pass	Pass	Pass			
10	New Approach	HATS_0722	As Is	Pass	Pass	Pass	Pass			
11	New Approach	HATS_0722	As Is	Pass	Pass	Pass	Pass			
12	New Approach	HATS_0722	As Is	Pass	Pass	Pass	Pass			
13	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
14	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
15	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
16	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
17	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
18	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
19	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
20	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
21	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
22	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
23	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
24	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
25	New Approach	HATS_0722	6X	Pass	Pass	Pass	Pass			
26	New Approach	HATS_0722	6X	Pass	Pass	Pass	Pass			
27	New Approach	HATS_0722	6X	Pass	Pass	Pass	Pass			
28	New Approach	HATS_0722	6X	Pass	Pass	Pass	Pass			
29	New Approach	HATS_0722	6X	Pass	Pass	Pass	Pass			
30	New Approach	HATS_0722	6X	Pass	Pass	Pass	Pass			
31	New Approach	HATS_0722	6X	Pass	Pass	Pass	Pass			
32	New Approach	HATS_0722	6X	Pass	Pass	Pass	Pass			
33	New Approach	HATS_0722	6X	Pass	Pass	Pass	Pass			
34	New Approach	HATS_0722	6X	Pass	Pass	Pass	Pass			
35	New Approach	HATS_0722	6X	Pass	Pass	Pass	Pass			
36	New Approach	HATS_0722	6X	Pass	Pass	Pass	Pass			

#### Table 8

Summary of IST testing for Polyimide laminate and prepreg Testing done by PWB Interconnect Solutions Inc.

Description / Pre-condition	Coupon	P1	%	61					
			70	<b>S1</b>	%	<b>S2</b>	%	Comb	Result
New Approach - As Is	SL08040A_6	1000	0.1	1000	-0.4	1000	0.1	1000	Accept
New Approach - As Is	SL08040A_5	1000	0.1	1000	-0.4	1000	0	1000	Accept
New Approach - As Is	SL08040A_4	1000	0	1000	-0.3	1000	-0.1	1000	Accept
New Approach - 3X260°C	SL08040A_9	1000	0	1000	0.3	1000	0	1000	Accept
New Approach - 3X260°C	SL08040A_3	1000	0.1	1000	-1.1	1000	0	1000	Accept
New Approach - 3X260°C	SL08040A_1	1000	0	1000	-1.3	1000	-0.1	1000	Accept
New Approach - 6X260°C	SL08040A_7	1000	0.9	1000	2.2	1000	0.7	1000	Accept
New Approach - 6X260°C	SL08040A_2	1000	1.1	1000	-0.4	1000	1	1000	Accept
New Approach - 6X260°C	SL08040A_8	1000	0.5	1000	0	1000	0.4	1000	Accept
New Approach - As Is	SL08041A_3	1000	0.2	1000	0.6	1000	0.2	1000	Accept
New Approach - As Is	SL08041A_8	1000	0.2	1000	1.2	1000	0.1	1000	Accept
New Approach - As Is	SL08041A_9	1000	0.2	1000	0.2	1000	0.2	1000	Accept
New Approach - 3X260°C	SL08041A_1	1000	0.6	1000	0.3	1000	1.2	1000	Accept
New Approach - 3X260°C	SL08041A_2	1000	0.3	1000	-1.1	1000	1.9	1000	Accept
New Approach - 3X260°C	SL08041A_5	1000	0.6	1000	-0.5	1000	0.5	1000	Accept
New Approach - 6X260°C	SL08041A_4	464	10	464	1.1	463	2.3	464	Post
New Approach - 6X260°C	SL08041A_6	1000	0.5	1000	-0.6	1000	0.4	1000	Accept
New Approach - 6X260°C	SL08041A_7	1000	0.2	1000	-0.7	1000	0.2	1000	Accept
	Mean	970	1	970	0	970	1	970	
Summary	Std Dev	126.3	2.3	126.3	0.9	126.6	0.7	126.3	
summat y	Min	464	0	464	-1.3	463	-0.1	464	
	Max	1000	10	1000	2.2	1000	2.3	1000	

- This technology allows the measurement of copper wrap thickness easily with a surface probe. This nondestructive method allows measurements to be taken anywhere on the board and does not require coupon correlation.
- Thickness of initial external surface copper determines the thickness of the copper wrap plate. Overall, surface copper thickness is independent of number of copper wrap plate cycles on any common layer for different filled plated hole structures. This benefit allows fabricators to build HDI designs that are difficult to produce with the increased surface copper resulting from conventional copper wrap plate.
- This technology provides IPC Class 3 copper wrap thickness starting with half-ounce copper foil.
- Copper wrap plate thickness has improved consistency within the panel and from panel-to-panel within a lot. This reduces the overall variation in etched feature dimensions.
- This technology provides thinner overall copper on plated layers, which allows more consistent and predictable dielectrics. This leads to improved impedance control and reduced thickness variation.
- The new process requires less additive plating and subtractive copper etching. This reduces generation of hazardous waste making it a more environmentally responsible process.
- The new technology reduces the overall weight of the PCB's, which can be a benefit in some applications.

#### **Conclusion**

There is an increasing need to produce HDI-PCB's with smaller form factors that have higher functionality, better signal integrity and improved thermal management. Designers have adopted the use of blind, buried and through-hole vias as a method to satisfy this growing need. The advent of PCB's designed with via structures coupled with a variety of laminate materials, via fill materials and assembly thermal profiles led to new requirements for ensuring reliability. To address the reliability concern, IPC revised 6012 to Rev B with clarification in amendment 1 to include requirements for copper wrap plating.

The IPC amendment for copper wrap plating improves reliability of via structures. However, conventional techniques for copper wrap plate increase the surface copper thickness restricting fabricators from producing HDI designs with fine line features. The restrictions increase with the number of copper wraps required on common layers for different via-hole structures. In some cases, designs fabricated before the wrap plate amendment was put in place, can no longer be fabricated with the new IPC guidelines for copper wrap plate.

**This Technology** provides a solution to the Copper Wrap Plate problems. The new technology allows for copper wrap plate without the build up of surface copper thickness. This aspect of this technology provides the benefit of producing highly reliable PCB's without sacrificing fabrication capability.

#### Acknowledgements

The author wants to thank the members of Technology Team, Operations and Management Groups at DDI, Corp. who all played an integral part to develop this new technology. The author also wants to thank the IPC 6012 committee for the opportunity to present this technology at the 2007 IPC Midwest conference in Chicago and IPC technical publications committee for the opportunity to present this paper at IPC/APEX Expo 2009 conference.



# A Novel Approach to Copper Wrap Plate Author: RAJWANT SIDHU





### **Copper Wrap Plate - Background Review**

- Reliability concerns led to the implementation of wrap plating requirements for via filled plated holes (ref. IPC 6012B Amendment 1 p. 3.6.2.11.1)
  - Class 2 0.000197" (5 micron) min. wrap plating
  - Class 3 0.000472" (12 micron) min. wrap plating
- Conventional processing methods to satisfy Class 2 and 3 wrap plating requirements limit the FAB suppliers capability for producing surface feature packaging density (LWS)
- The LWS limitations are magnified with designs requiring multiple wrap plating/sequential lamination steps
- As packaging requirements become more dense, the need for sequential laminations and denser LWS is growing
- Constant dialog between design and fab regarding process capabilities to maintain minimum wrap plating thicknesses often lead to design compromises and/or deviations



### **IPC 6012 SPEC REFERENCES – Copper Wrap Plate**

**3.6.2.11.1 Copper Wrap Plating** Copper wrap plating minimum as specified in Table 3-2 **shall** be continuous from the filled plated hole onto the external surface of any plated structure and extend by a minimum of 25  $\mu$ m [984  $\mu$ in] where an annular ring is required (see Figures 3-13 and 3-14). Reduction of wrap-plating by processing (sanding, etching, planarization, etc.) resulting in insufficient wrap plating is not allowed (see Figure 3-15).

Add new Figure 3-13 as follows:




Figure 3-13 Surface Copper Wrap Measurement (Applicable to all filled plated-through holes)

Add new Figure 3-14 as follows:




Figure 3-14 Wrap Copper in Type 4 PCB (Acceptable)

Add new Figure 3-15 as follows:




Figure 3-15 Wrap Copper Removed by Excessive Sanding/Planarization (Not Acceptable)

**3.6.2.13 Minimum Surface Conductor Thickness** The minimum total (copper foil plus copper plating) conductor thickness after processing shall be in accordance with Table 3-8. When the procurement documentation specifies a minimum copper thickness for external conductors, the test coupon or production board shall meet or exceed that minimum thickness. The minimum surface conductor thickness after processing values given in Table 3-8 are determined by the following equation:

Minimum Surface Conductor Thickness = a + b - c

Where:

- a = Absolute copper foil minimum (IPC-4562 nominal less 10% reduction).
- b = Minimum copper plating thickness (20 μm [787 μin] for Class 1 and 2; 25 μm [984 μin] for Class 3).
- c = A maximum variable processing allowance reduction.

**3.2.6.2 Additive Copper Depositions** Additive/ electroless copper platings applied as the main conductor metal shall meet the requirements of this specification.



# Common Problems with Conventional Copper Wrap Plate Processing (cont.)

- Example of plating separation following thermal stress (Fig. 1)
- Wrap plating was removed due to excessive sanding / planarization
- Process control techniques are costly and time consuming
- Current process control techniques are not 100% representative of the entire panel
- Even with wrap plating evidence of starter cracks and full separation have been observed -(Fig. 2 and Fig. 3)
- Experience has shown that choice of via fill material and wrap plating thickness are key factors in ability to withstand thermal stress
- Due to surface density requirements often times design compromises are implemented
  - Reduced wrap thickness, class 2 vs. class 3
  - Alternate packaging with wider LWS
  - Reduced starting foil thickness



Fig. 1




Fig. 2





Fig. 3



### **Common Problems with Conventional Copper Wrap Plate Processing**

- Wrap plating onto the surface increases panel copper thickness
- Increased etch factors / process allowances are required due to thicker finished surface copper





- Issue is magnified on products requiring multiple lamination steps
- Third wrap plating thickness is below 0.000472" (12 micron) min. Class 3 requirement




### A <u>Novel</u> APPROACH to Copper Wrap Plate

The technology developed by DDI Corporation offers a wrap copper solution that does not require the build-up of surface copper. This allows the desired improvement in reliability without sacrificing the ability to manufacture designs with fine features. This technology also improves quality control and production reproducibility by permitting nondestructive real time thickness measurements during fabrication. Copper Wrap thickness for this system can be measured with a standard surface copper probe instead of the current conventional method that requires destructive micro-section analysis. PCB fabrication using this technology also allows wrap thickness to be controlled and varied by simply changing the outer copper foil thickness. In PCB designs requiring multiple Copper Wrap Plates, the benefits of this technology are increasingly attractive.




# Conventional vs. *NEW APPROACH* Surface Copper Build-up Comparison (Schematic)



Total surface copper after 3x wrap



# Conventional vs. NEW APPROACH Surface Copper Build-up Comparison (Schematic)



Total surface copper after 3x wrap

Total surface copper after 3x wrap (Equal to starting base foil thickness) Electrolytic

Copper wrap

plating


Electroless

copper




# Conventional vs. *NEW APPROACH* Surface Measurement Reading comparison

New Approach Measurement reading




Conventional Wrap Measurement reading





## **New Copper Wrap Plate Technology – In Process**




Thermal Stress 6X @ 550 F, 10 seconds each




## Conventional vs. *NEW APPROACH* Surface Copper Build-up Comparison – In Process

#### **Conventional Copper Wrap Plate**

(3x wrap on a common layer)







0.012" (305 micron) finished pad dia.

### New Copper Wrap Plate Technology

(3x wrap on a common layer)






0.018" (457 micron) finished pad dia.



### Conventional vs. *NEW APPROACH* Surface Copper Build-up Comparison - In Process

**Conventional Copper Wrap Plate** (3x wrap + Foil on a common layer)




Surface Copper Thickness

- ~ 0.0022" (56 micron) minimum
- ~ 0.003" 0.004" (75 - 100 micron) typical


### New Copper Wrap Plate Technology

(3x wrap + Foil on a common layer)




Surface Copper Thickness ~ 0.0007" (18 micron) typical

#### CONVENTIONALCLASS 2 WRAP






#### NEW TECHNOLOGY CLASS 3 WRAP















23











### Pictures from New Technology and Conventional Copper Wrap Plate (Cont.)







Conventional Wrap 2x-Side 1/1x-Side 2

Copper height to etch through - Side 1 vs. Side 2) & Reduced Spacing on 2x Wrap Side








New Technology 3x Wrap – No Copper Build up over Foil

(Copper Height to etch for 1x, 2x, 3x, or nx wrap remains the same)








New Technology 1x Wrap – No Copper Build up over surface copper




### **Pictures from New Technology and Conventional Copper Wrap Plate**




3 Via sets with a common Layer Class 2 Wrap

### (Conventional Wrap)



3 Via sets with a common Layer Class 3 Wrap (Conventional Wrap)





3 Via sets with a common Layer Class 3 Wrap (New Technology)



# Wrap Plating Design Guidelines Comparison

### **Conventional Wrap Plate Design Guidelines**

	IPC 6012B CI	ass 2 - assume a start	ing copper foil	of 3/8 oz	IPC 6012B Class 3 - assume a starting copper foil of 3/8 oz				
Design Rule	No Wrap	1 X Wrap	2 X Wrap	3 X Wrap or greater	No Wrap	1 X Wrap	2 X Wrap	3 X Wrap or greater	
Preferred	0.003" Line	0.005" Line	0.006" Line	0.006" Line	0.003" Line	0.005" Line	0.006" Line	Call	
Fieleneu	0.0035" Space	0.005" Space	0.007" Space	0.009" Space	0.0035" Space	0.00575" Space	0.0085" Space		
Advanced capability =	0.003" Line	0.004" Line	0.005" Line	0.006" Line	0.003" Line	0.005" Line	0.006" Line		
reduced yield (call engineering prior to	0.003" Space	0.005" Space	0.006" Space	0.008" Space	0.003" Space	0.0055" Space	0.0075" Space	Call	
quote)									

Note: Due to the overhang (caused by undercut during etch) all Gold body jobs or designs that utilize Gold as an etch resist and require wrap plating to meet IPC 6012B, Class 2 or 3 specification, will need engineering approval prior to quote.....no exceptions

### **FLAT-WRAP<sup>™</sup>** Technology Design Guidelines

	IPC 6012	B Class 2 - Starting	copper weight 3	ight 3/8 oz IPC 6012B Class 3 - Starting copper weight 1/2 oz					
Design Rule	No Wrap	1 X Wrap	2 X Wrap	3 X Wrap or greater	No Wrap	1 X Wrap	2 X Wrap	3 X Wrap or greater	
Preferred	0.003" Line	0.003" Line	0.003" Line	0.003" Line	0.0035" Line	0.0035" Line	0.0035" Line	0.0035" Line	
Fleieneu	0.0035" Space	0.0035" Space	0.0035" Space	0.0035" Space	0.004" Space	0.004" Space	0.004" Space	0.004" Space	
Advanced conchility	0.003" Line	0.003" Line	0.003" Line	0.003" Line	0.003" Line	0.003" Line	0.003" Line	0.003" Line	
Advanced capability =	0.003 Line	0.005 LINE	0.003 LINE	0.003 LINE	0.003 Line	0.003 LINE	0.003 LINE	0.003 LITE	
reduced yield (call engineering prior to	0.003" Space	0.003" Space	0.003" Space	0.003" Space	0.0035" Space	0.0035" Space	0.0035" Space	0.0035" Space	
quote)									

Note: Gold body jobs or designs that utilize Gold as an etch resist and require wrap plating to meet IPC 6012B, Class 2 or 3 specification, will not need engineering approval if PCB's are fabricated with **this new t**echnology



Microsection After Buried Via (New Technology) Cycled To Failure

# of HATS cycles passed = 0.008" - 2,604 & 0.010" - 3,278

Stacked MicroVia

L1-L2/L2-L3

0.004" & 0.005" vias

Passed 5,000 HATS cycle

D: 4.470 mils


D: 4.381 mils

D: 4.725 mils

D: 3.233 mils

D: 4.370 mils

.092 mils



16 Layer, 2+N+2, Stacked MicroVia / Staggered Buried Via

APEX

IPC

EXPO

PCB Thickness 0.072" +/- 10%

New Technology - Solution for fine pitch features on Buried Vias 20 Layer, 3+N+3

Microsection After Buried Via (New Technology) Cycled To Failure

# of HATS cycles passed = 0.010" – 1,337 & 0.012" – 1,716

	Lam	Drill: Plated	Lager:	Description:					Tolerances:	00000000000			
pe:	Cycles:	CondFill NonCond	SMV	1 Impedance Layer	18		Co	pper: La	minate / PrePreg:	Base Materia	al:		
	21	-		Foll (Toz)				0045					
SIg				Preg(1x1080	HRCI		.0		025 +/- 0.0005	Polyolad FR	170 HD		
		4			-nkc j				1026 41- 0.0006	Fulyolau PR	or u HR		
	1 8		1	- Sub Plating				0100					
8 Ig	1 8		1	Foll (Toz)			.0	0045					
		9		Preg( 1x1080	HRC )				026 +/- 0.0005	Polyolad FR	370 HH		
				Sub Plating				0100					
8 Ig				Foll (Toz)			.0	0045					
				Preg( 1x1080					026 +/- 0.0005	Polyolad FR			
81g		1	-	Core 0.0040	нлн		1000		040 +/- 0.0005	Polyolad FR	370 HR		
Pin				<u> </u>			.0	0060					
				Preg( 1x108					050 +/- 0.0005	Polyolad FR	370 HR		
				Preg( 1x1080									
81g		1	_	Core 0.0040	нин				040 +/- 0.0005	Polyolad FR	370 HR		
Blg				-			.0	0060					
				Preg( 1x108				.0	060 +/- 0.0005	Polyolad FR	370 HR		
				Preg( 1x1080									
Mix				Core 0.0050	н/н		.0	0060 .0	050 +/- 0.0005	Polyolad FR	370 HR		
8lg				<u>L</u>			.0	0060					
				Preg( 1x108	)				050 +/- 0.0005	Polyolad FR	370 HR		
				Preg( 1x1080	-HRC )								
8lg		-		Core 0.0050	H/H		.0	0060 .0	050 +/- 0.0005	Polyolad FR	370 HR		
Pin				L			.0	0080		- 125			
				Preg( 1x1080	-HRC )			.0	050 +/- 0.0005	Polyolad FR	370 HR		
				Preg( 1x108)	)								
8 lg				Core 0.0050	н/н		.0	0080 .0	050 +/- 0.0005	Polyolad FR	370 HR		
Mbx		1		L			.0	0060					
				Preg( 1x1080	HRC)			.0	050 +/- 0.0005	Polyolad FR	370 HR		
				Preg( 1x108)	)								
8 ig		-		Core 0.0040	нлн		.0	0080 .0	040 +/- 0.0005	Polyolad FR	370 HR		
Blg		1					.0	0080					
				Preg( 1x1080	-HRC )			.0	050 +/- 0.0005	Polyolad FR	370 HR		
				Preg( 1x108)	,								
Pin				Core 0.0040	нлн		.0	0060 .0	040 +/- 0.0005	Polyolad FR	370 HR		
8 Ig			_				.0	0080		and the second			
				Preg( 1x1080	)			.0	026 +/- 0.0005	Polyolad FR	370 HR		
\$1a				Foll (Toz)			.0	0046					
				- Sub Plating			.0	0100					
				Preg( 1x1080	-HRC )				026 +/- 0.0005	Polyolad FR	370 HR		
sla	1 1			Foll (Toz)			.0	0046					
PIQ.				- Sub Plating			.0	0100					
	1 1			Preg( 1x1080	HRC )				026 +/- 0.0005	Polyolad FR	370 HR		
sig				Foll (Toz)			.0	0045					
	21	0000								14			
-	nce Regulrer	nente:		Original	Finish	1st	2nd	Z-Ohma	Z Ohms &	Diff Center	Coplanar	Coplanar	
n lai	ve nequirer	meritä.		Une	Line	Ref.	Ref.	(Calc'd)	Z Ohms & Tolerances (+/-%)	to Center	Specing	Spacing	
1	mpedance T	ype				Pin.	Pin.		(Required)		(Original)	(Finished)	
-		edance No	tae .					etaa	kup Notes:				_
nt	oued tub	edance No	188.										
								- C4	AUTION: MIN. DIELECTRI 8, 18-19 & 19-20 ARE .00		LAYERS 1-2,	2-3, 3-4,	

and the second se


4 PEX

.. Drill: Laser: Description


IPC

20 Layer, 3+N+3, Stacked MicroVia / Staggered Buried Via

PCB Thickness 0.097" +/- 10%



Stacked MicroVia L1-L2/L2-L3/L3-L4 # of HATS cycle passed 0.004" vias – 3,513 0.005" vias – 5,000





## New Copper Wrap Plate - Reliability Test Matrix High Tg FR4 Laminate Material

	Descript	tion of Tests	Remarks	Test Status	Test Results		
Manufacturability Tests	As received - Microsection PTH Quality	Plated Barrel Copper Thickness	Record Avg Plating Thickness		Microsection analysis performed by DDi	Completed	Passed
			000 (500)	3X	BGA coupons - DDi	Completed	Passed
	Solder Float Test - Microsection PTH	Temperature Deg C	260 (500)	6X	BGA coupons - DDi	Completed	Passed
Pb-Free Assy Process	Quality	(Deg F)	200 (550)	3X	BGA coupons - DDi	Completed	Passed
Compatibility			288 (550)	6X	BGA coupons - DDi	Completed	Passed
	Pb Free Reflow	Temperature Deg C	200 (500)	4X	Microtek Labs to process BGA coupons	Completed	Passed
	Assembly Simulation		260 (500)	6X	through Pb Free profile through IR Reflow oven and DDi to do microsection analysis	Completed	Passed
	IST Interconnect	IST Pre-conditioning cycles at 260 C	4X 6X		3 coupons / preconditioning (Total of 18 coupons). Dual sense test performed by DDi VA. Two different test conditions with conductive and non-conductive via fill materials	Completed & Reported by Avg Cycles	Blind Vias No Failure & Thru Vias Pass 864 @ 6X & 1176 @ 4X
Reliability Tests	IST - Interconnect Stress Test	Pb Free Assembly Profile Pre- conditioning, peak temp 260 C	4)		IST testing to be perfromed by PWB Corp, Dual Sense to 1000 cycles	Completed & Reported by Avg Cycles	Blind Vias No Failure & Thru Vias Pass 731 @ 6X & No Failure @ 4X
	HATS - Highly	Pb Free Assembly Profile Pre-	0		12 coupons tested. Test performed by	Coupons	Passed Passed
	Accelerated Thermal Shock	conditioning, peak temp 260 C	6	-	Microtek Labs. Two different test conditions with San-Ei & CB100 via fill materials	tested by MicroTek to 1000 cycles	987 average cycles



### Reliability Test Data (FR4) – HATS & IST with Pb Free pre-conditioning

Summa	Summary of HATS testing for High Tg FR4 laminate and prepreg. Testing done by Microtek Labs										
			Reflow pre-	Н	ATS test t	o 500 cyc	les				
Coupon #	Description	Coupon	condition @ 260 C	Net 1 - Through	Net 2 - Through Vias L1-L8	Net 3 - Blind Vias L1-L6	Net 4 - Blind Vias L1-L7				
1	Conventional IPC Class 2	HATS 0722	6x	Pass	Pass	Pass	3				
2	Conventional IPC Class 2	HATS 0722	6x	Pass	Pass	Pass	Pass				
3	Conventional IPC Class 2	HATS 0722	6x	Pass	Pass	Pass	Pass				
4	Conventional IPC Class 2	HATS 0722	6x	Pass	Pass	Pass	Pass				
5	Conventional IPC Class 3	HATS_0722	6x	Pass	Pass	Pass	Pass				
6	Conventional IPC Class 3	HATS_0722	6x	Pass	Pass	Pass	Pass				
7	Conventional IPC Class 3	HATS_0722	6x	Pass	Pass	Pass	Pass				
8	Conventional IPC Class 3	HATS_0722	6x	Pass	Pass	Pass	Pass				
9	New Approach	HATS_0722	6x	Pass	Pass	Pass	Pass				
10	New Approach	HATS 0722	6x	Pass	Pass	Pass	Pass				
11	New Approach		6x	Pass	Pass	Pass	Pass				
12	New Approach	HATS_0722	6x	Pass	Pass	Pass	Pass				
13	Conventional IPC Class 2	HATS_0722	4x	Pass	Pass	Pass	123				
14	Conventional IPC Class 2	HATS_0722	4x	Pass	Pass	Pass	Pass				
15	Conventional IPC Class 2	HATS_0722	4x	Pass	Pass	Pass	Pass				
16	Conventional IPC Class 2	HATS_0722	4x	Pass	Pass	Pass	Pass				
17	Conventional IPC Class 3	HATS_0722	4x	Pass	Pass	Pass	Pass				
18	Conventional IPC Class 3	HATS_0722	4x	Pass	Pass	Pass	Pass				
19	Conventional IPC Class 3	HATS_0722	4x	Pass	Pass	Pass	Pass				
20	Conventional IPC Class 3	HATS_0722	4x	Pass	Pass	Pass	N/A				
21	New Approach	HATS_0722	4x	Pass	Pass	Pass	Pass				
22	New Approach	HATS_0722	4x	Pass	Pass	Pass	Pass				
23	New Approach	HATS_0722	4x	Pass	Pass	Pass	Pass				
24	New Approach	HATS_0722	4x	Pass	Pass	Pass	Pass				
25	Conventional IPC Class 2	HATS_0722	As is	Pass	Pass	Pass	Pass				
26	Conventional IPC Class 2	HATS_0722	As is	Pass	Pass	Pass	Pass				
27	Conventional IPC Class 2	HATS_0722	As is	Pass	Pass	Pass	Pass				
28	Conventional IPC Class 2	HATS_0722	As is	Pass	Pass	Pass	Pass				
29	Conventional IPC Class 3	HATS_0722	As is	Pass	Pass	Pass	Pass				
30	Conventional IPC Class 3	HATS_0722	As is	Pass	Pass	Pass	Pass				
31	Conventional IPC Class 3	HATS_0722	As is	Pass	Pass	Pass	Pass				
32	Conventional IPC Class 3	HATS_0722	As is	Pass	Pass	Pass	Pass				
33	New Approach	HATS_0722	As is	Pass	Pass	Pass	Pass				
34	New Approach	HATS_0722	As is	Pass	Pass	Pass	Pass				
35	New Approach	HATS_0722	As is	Pass	Pass	Pass	Pass				
36	New Approach	HATS_0722	As is	Pass	Pass	Pass	Pass				

Summary of IST testing for High Tg FR4 laminate and prepreg. Testing done by PWB Corp.

Departmention / Bro part differ	IST Cycles to Failure - All Data									
Description / Pre-condition	Coupon	P1	%	S1	%	S2	%	Comb	Result	
New Approach - 4X260C	SL08041A_1	1000	-1.1	1000	0	1000	-1.1	1000	Accept	
New Approach - 4X260C	SL08041A_2	1000	-0.1	1000	1.5	1000	-0.1	1000	Accept	
New Approach - 4X260C	SL08041A_3	1000	-0.1	1000	1	1000	-0.5	1000	Accept	
IPC Class 2 - 4X260C	SL08040A_1	1000	-0.1	1000	-0.1	1000	0.1	1000	Accept	
IPC Class 2 - 4X260C	SL08040A_2	627	10	627	-0.3	627	-0.2	627	Post	
IPC Class 2 - 4X260C	SL08040A_3	1000	0.1	1000	0	1000	-0.6	1000	Accept	
IPC Class 3 - 4X260C	SL08040A_1	1000	0	1000	0	1000	0	1000	Accept	
IPC Class 3 - 4X260C	SL08040A_2	1000	0	1000	0	1000	0	1000	Accept	
IPC Class 3 - 4X260C	SL08040A_3	1000	0	1000	0	1000	0	1000	Accept	
New Approach - 6X260C	SL08040A-1	1000	0.5	677	10	1000	-0.1	677	S1	
New Approach - 6X260C	SL08040A-2	1000	1	594	10	1000	-0.1	594	S1	
New Approach - 6X260C	SL08040A_3	1000	1	923	10	1000	0	923	S1	
IPC Class 2 - 6X260C	SL08040A_1	1000	1.7	1000	1.3	1000	1.4	1000	Accept	
IPC Class 2 - 6X260C	SL08040A_2	397	10	397	-0.2	397	0.1	397	Post	
IPC Class 2 - 6X260C	SL08040A_3	1000	0.5	1000	0.6	1000	0.8	1000	Accept	
IPC Class 3 -6X260C	SL08040A_1	1000	0.9	1000	0.8	1000	1.3	1000	Accept	
IPC Class 3 - 6X260C	SL08040A_2	1000	6	1000	0.4	1000	1.1	1000	Accept	
IPC Class 3 - 6X260C	SL08040A_3	1000	0.8	1000	0.8	1000	1.1	1000	Accept	
New Approach - 4X260C	SL08041A_1	1000	1.1	1000	1.6	1000	1.4	1000	Accept	
New Approach - 4X260C	SL08041A_2	1000	3.6	1000	1	1000	1.5	1000	Accept	
New Approach - 4X260C	SL08041A_3	1000	2.2	1000	4.3	1000	3.5	1000	Accept	
New Approach - 6X260C	SL08041A_1	1000	-0.1	1000	2.5	1000	0.1	1000	Accept	
New Approach - 6X260C	SL08041A_2	1000	-0.6	1000	-0.2	1000	-0.4	1000	Accept	
New Approach - 6X260C	SL08041A_3	1000	1.8	1000	0.5	1000	0	1000	Accept	
Summary		Ме	an	Std	Dev	Min c	ycles	Max	cycles	
Conventional IPC Class	s 2, P1	83	7.3	26	2.3	39	97	1	000	
Conventional IPC Class	s 3, P1	10	00	(	)	10	00	1	000	
New Approach, I	P]	10	00	(	C	10	00	1	000	
Conventional IPC Class	s 2, S1	83	7.3	26	2.3	39	97 💋	1	000	
Conventional IPC Class	s 3, S1	10	00	(	)	10	00 /	1	000	
New Approach, S	51	932	2.83	141	1.72	59	94 /	1	000	
Conventional IPC Class	s 2, S2	83	7.3	26	2.3	397		1	000	
Conventional IPC Class	s 3, S2	10	00	(	C	1000		1	000	
New Approach, S	52	10	00	0		1000		1000		
Coupon SL08040A, S1 = L1-L										



### *New Copper Wrap Plate -* Reliability Test Matrix Glass Reinforced Polyimide Laminate Material

	Descript	tion of Tests	Remarks	Test Status	Test Results		
Manufacturability Tests	As received - Microsection PTH Quality	Plated Barrel Copper Thickness	Record Avg Plating Thickness		Microsection analysis performed by DDi	Completed	Passed
			260 (500)	3X	BGA coupons - DDi	Completed	Passed
	Solder Float Test - Microsection PTH	Temperature Deg C	260 (500)	6X	BGA coupons - DDi	Completed	Passed
Pb-Free Assy	Quality	(Deg F)	000 (550)	3X	BGA coupons - DDi	Completed	Passed
Process Compatibility			288 (550)	6X	BGA coupons - DDi	Completed	Passed
				4X			Passed
	Pb Free Reflow Assembly Simulation	Temperature Deg C (Deg F)	260 (500)	6X	Microtek Labs to process BGA coupons through Pb Free profile through IR Reflow oven and DDi to do microsection analysis	Completed	Passed
Reliability Tests	IST - Interconnect IST Pre-conditioning Stress Test cycles at 260 C		33		- 6 coupons / preconditioning (Total of 18 coupons). Dual sense test performed by PWB Corp. Two different test conditions with conductive and non-conductive via fill materials	Completed & Reported by Avg Cycles	Blind Vias & Thru Vias Pass 1000 @ As Is & 4X and 970 @ 6X
Reliability rests			0		-		Passed Passed
	HATS - Highly Accelerated Thermal Shock	Pb Free Assembly Profile Pre- conditioning, peak temp 260 C	6)		36 coupons tested. Test performed by Microtek Labs. Two different test conditions with conductive and non-conductive via fill materials	Coupons tested by MicroTek to 500 cycles	Passed



### Reliability Test Data (Polyimide) – HATS & IST with Pb Free pre-conditioning

Summary of HATS testing for Polyimide laminate and prepreg. Testing done by Microtek										
		L	.abs.	-						
0			REFLOW	ŀ	HATS test to	o 500 cycles	6			
Coupon #	Description	Coupon	pre- condition @ 260 C	Net 1 - Through Vias I 1-I 8	Net 2 - Through Vias L1-L8		Net 4 - Blind Vias L1-L7			
1	New Approach	HATS 0722	As Is	Pass	Pass	Pass	Pass			
2	New Approach	HATS_0722	As Is	Pass	Pass	Pass	Pass			
3	New Approach	HATS 0722	As Is	Pass	Pass	Pass	Pass			
4	New Approach	HATS_0722	As Is	Pass	Pass	Pass	Pass			
5	New Approach	HATS 0722	As Is	Pass	Pass	Pass	Pass			
6	New Approach	HATS_0722	As Is	Pass	Pass	Pass	Pass			
7	New Approach	HATS_0722	As Is	Pass	Pass	Pass	Pass			
8	New Approach	HATS_0722	As Is	Pass	Pass	Pass	Pass			
9	New Approach	HATS_0722	As Is	Pass	Pass	Pass	Pass			
10	New Approach	HATS 0722	As Is	Pass	Pass	Pass	Pass			
11	New Approach	HATS 0722	As Is	Pass	Pass	Pass	Pass			
12	New Approach	HATS 0722	As Is	Pass	Pass	Pass	Pass			
13	New Approach	HATS 0722	4X	Pass	Pass	Pass	Pass			
14	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
15	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
16	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
17	New Approach	HATS 0722	4X	Pass	Pass	Pass	Pass			
18	New Approach	HATS 0722	4X	Pass	Pass	Pass	Pass			
19	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
20	New Approach	HATS 0722	4X	Pass	Pass	Pass	Pass			
21	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
22	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
23	New Approach	HATS_0722	4X	Pass	Pass	Pass	Pass			
24	New Approach	HATS 0722	4X	Pass	Pass	Pass	Pass			
25	New Approach	HATS_0722	6X	Pass	Pass	Pass	Pass			
26	New Approach	HATS 0722	6X	Pass	Pass	Pass	Pass			
27	New Approach	HATS 0722	6X	Pass	Pass	Pass	Pass			
28	New Approach	HATS 0722	6X	Pass	Pass	Pass	Pass			
29	New Approach	HATS_0722	6X	Pass	Pass	Pass	Pass			
30	New Approach	HATS 0722	6X	Pass	Pass	Pass	Pass			
31	New Approach	HATS_0722	6X	Pass	Pass	Pass	Pass			
32	New Approach	HATS_0722	6X	Pass	Pass	Pass	Pass			
33	New Approach	HATS_0722	6X	Pass	Pass	Pass	Pass			
34	New Approach	HATS 0722	6X	Pass	Pass	Pass	Pass			
35	New Approach	HATS 0722	6X	Pass	Pass	Pass	Pass			
36	New Approach	HATS 0722	6X	Pass	Pass	Pass	Pass			

New Approach - As Is       SI         New Approach - As Is       SI         New Approach - As Is       SI         New Approach - 3X260C       SI         New Approach - 6X260C       SI         New Approach - 6X260C       SI	Coupon L08040A_6 L08040A_5 L08040A_4 L08040A_9 L08040A_3 L08040A_1 L08040A_7	P1 1000 1000 1000 1000 1000 1000	% 0.1 0.1 0 0 0 0 0.1	<b>S1</b> 1000 1000 1000	% -0.4 -0.3 0.3	<b>S2</b> 1000 1000 1000	% 0.1 0 -0.1	Comb 1000 1000 1000	Result Accept Accept Accept
New Approach - As Is       SL         New Approach - As Is       SL         New Approach - 3X260C       SL         New Approach - 6X260C       SL         New Approach - 6X260C       SL		1000 1000 1000 1000	0.1 0 0	1000 1000 1000	-0.4 -0.3	1000 1000	0 -0.1	1000 1000	Accept
New Approach - As Is       SL         New Approach - 3X260C       SL         New Approach - 6X260C       SL         New Approach - 6X260C       SL         New Approach - 6X260C       SL		1000 1000 1000	0	1000 1000	-0.3	1000	-0.1	1000	
New Approach - 3X260C       SL         New Approach - 6X260C       SL         New Approach - 6X260C       SL	 L08040A_9 L08040A_3 L08040A_1	1000 1000	0	1000					Accept
New Approach - 3X260C     SL       New Approach - 3X260C     SL       New Approach - 6X260C     SL       New Approach - 6X260C     SL	_ L08040A_3 L08040A_1	1000			0.3				
New Approach - 3X260C     SL       New Approach - 6X260C     SL       New Approach - 6X260C     SL	L08040A_1		0.1			1000	0	1000	Accept
New Approach - 6X260C SL New Approach - 6X260C SL	-	1000		1000	-1.1	1000	0	1000	Accept
New Approach - 6X260C SL	L08040A_7		0	1000	-1.3	1000	-0.1	1000	Accept
		1000	0.9	1000	2.2	1000	0.7	1000	Accept
Now Approach 6Y260C	L08040A_2	1000	1.1	1000	-0.4	1000	1	1000	Accept
New Approach - 0x200C 5L	L08040A_8	1000	0.5	1000	0	1000	0.4	1000	Accept
New Approach - As Is SL	L08041A_3	1000	0.2	1000	0.6	1000	0.2	1000	Accept
New Approach - As Is SI	L08041A_8	1000	0.2	1000	1.2	1000	0.1	1000	Accept
New Approach - As Is SI	L08041A_9	1000	0.2	1000	0.2	1000	0.2	1000	Accept
New Approach - 3X260C SL	L08041A_1	1000	0.6	1000	0.3	1000	1.2	1000	Accept
New Approach - 3X260C SL	L08041A_2	1000	0.3	1000	-1.1	1000	1.9	1000	Accept
New Approach - 3X260C SL	L08041A_5	1000	0.6	1000	-0.5	1000	0.5	1000	Accept
New Approach - 6X260C SL	L08041A_4	464	10	464	1.1	463	2.3	464	Post
New Approach - 6X260C SL	L08041A_6	1000	0.5	1000	-0.6	1000	0.4	1000	Accept
New Approach - 6X260C SL	L08041A_7	1000	0.2	1000	-0.7	1000	0.2	1000	Accept
	Mean	970	1	970	0	970	1	/970	Accept
Summary	Std Dev	126.3	2.3	126.3	0.9	126.6	0.7	126.3	Accept
,	Min	464	0	464	-1.3	463	-0.1	464	Accept
	Max	1000	10	1000	2.2	1000	2.3	1000	Accept

Summary of IST testing for Polyimide laminate and prepreg. Testing done by PWB Corp.



## New Copper Wrap Plate Technology - Benefits

- Consistent wrap plate thickness matching the thickness of the initial surface copper. Minimum wrap and copper thickness in accordance with IPC 6012B Class 2 or Class 3
- Non-Destructive surface copper thickness measurements to verify copper wrap thickness.
- Increased reliability due to verifiable wrap uniformity over the entire panel
- Eliminates copper thickness build-up during multiple wrap plate cycles on a common layer
- Consistent impedance values on the plated layers with filled holes due to improved surface plating distribution
- Improved dielectric thickness on all sub-laminations between the sub-outer plated layer and the subsequent laminated layer.
- Reduced surface copper thickness helps to manufacture designs with fine lines and tighter geometries
- Improved soldermask thickness uniformity due to reduced copper feature height