

### Design To Manufacturing Standards

**Dieter Bergman, IPC** 



# **Design To Manufacturing Standards**

What's Now What's New What's Next



- The "Design to Manufacturing Issues" cover an insight into all the concerns that must be considered as a new product is being introduced into the market place.
- The trade-offs and risk assessment are important in order to validate a path that can lead to a successful implementation for not only a single release, but for the entire product life cycle.
- Topics that must be considered are many and should address how they affect the development, prototype final production and product maintenance



### **Discussion Topics**

- The Information Process
- Knowing the jargon (terms & definitions)
- Defining the requirements
- Expansion of Documentation standards
- Document Grade and Completeness
- Relationship of CAD/CAM Data Standards
- Feed back mechanisms (archiving)
- Future activity

# Hierarchical Partitioning







• Circuit

Transfer

- Packaging
- Manufacturing
- Assembly

Test



## **Data Sets**

- Each section is related and portions are interchanged between manufacturing disciplines in order to move the product through the various stages of manufacturing, maintenance and upgrading functions.
- Since the information is multi-faceted, each combination of documents is referred to as a data set.
- All five data sets make use of the generic requirement standard (IPC-2611) and the archiving standard (2611-1). The five data sets, and additional standards needed, are:
  - Electronic Data Set (2612, 2612-1, 2617, 2618)
  - Design Data Set (IPC- 2613, 2617, 2618)
  - Fabrication Data Set (IPC- 2614, 2615, 2617, 2618)
  - Assembly Data Set (IPC-2616, 2617, 2618)
  - Testing Data Set (IPC-2617)



### **Terms and Definitions**

#### Usage of IPC-T-50 Terminology During the PCB Fabrication and Component Population at an Assembly House

Flow Diagram





### • Blank \*

An unprocessed or partially processed piece of base material or metal- clad base material, that has been cut from a sheet or panel, that has the rough dimensions of a printed board. (See also "Panel.")

• Panel \*

### 41.146<mark>3</mark>

41.1339

A rectangular sheet of base material or metal-clad material of predetermined size that is used for the processing of one or more printed boards and, when required, one or more test coupons. (See also "Blank.")

### • Fabrication Panel

A rectangular sheet of base material or metal-clad material of predetermined size that is used by a printed board manufacturer for the processing of one or more printed boards and, when required, one or more test coupons. (See also "Blank.")

Board \*

see "Printed Board," and "Multilayer Printed Board."

### • Printed Board \*

The general term for completely processed printed circuit and printed wiring configurations. (This includes single-sided, double-sided and multilayer boards with rigid, flexible, and rigid-flex base materials.)

### 60.011<mark>8</mark>

60.1485



### Multilayer Printed Board \*

60.1<mark>227</mark>

The general term for a printed board that consist of rigid or flexible insulation materials and three or more alternate printed wiring and/or printed circuit layers that have been bonded together and electrically interconnected.

• Finished Board

see "Printed Board"

### • Finished Panel

A rectangular sheet of base material or metal-clad material of predetermined size that is used for the processing of one or more printed board designs and, when required, one or more test coupons which is extracted from the fabrication panel to deliver to the customer or to the next level of fabrication. (see Assembly Pallet)

### Assembly\*

80.1327

A number of parts, subassemblies or combinations thereof joined together. (Note: This term can be used in conjunction with other terms listed herein, e.g., "Printed Board Assembly")

Printed Board Assembly\*

The generic term for an assembly that uses a printed board for component mounting and interconnecting purposes.

• Array\*

22.0049

80.0911

A group of elements or circuits arranged in rows and columns on a base material.



### Printed Board Assembly Array

A group of assemblies, all of the same design, arranged in rows and columns on a panel.

### • Assembly Pallet

The generic term for the assembly that uses a finished panel, as delivered from the board fabricator, of the same or different designs, for element and circuit component mounting and attachment to the board interconnections layers. The board arrangement on the pallet may be random or in the form of an array; the pallet may also include coupons for testing.





 Intelligent information that may be used directly by machine in order to accomplish a particular manufacturing event.





- Hard or Soft copy (example pdf etc.) which requires human interpretation.
- Formatting criteria applies only to this type of documentation.







# **Computer Transfer**

- The term "drawing" can be provided in either hard or soft copy; where soft copy is a bitmap in an electronic format.
- The goal is to remove all forms of paper, another term for computer transfer methodology embodies the two methods of providing information that is sent via internet or electronic computer transfer.
- This may also be accomplished with soft copy or data; soft copy requires human interpretation, data requires machine execution

### APEX EXPO Documentation Series IPC-2610

**IPC-2611** - Generic Requirements for Electronic Product Documentation

- <u>**IPC-2612</u>** Sectional Requirements for Electronic Diagramming Documentation (Schematic and Logic Descriptions)</u>
- <u>IPC-2613</u> Sectional Requirements for Electrical, Mechanical and Discrete Wiring Part Descriptions Documentation (specification control, source control, wire harness and cabling)
- <u>IPC-2614</u> Sectional Requirements for Board Fabrication Documentation (Printed Circuit board Description Including Embedded Passives)
- **IPC-2615** Sectional Requirements for Dimensions and Tolerances
- <u>IPC-2616</u> Sectional Requirements for Assembly Documentation (electronic printed board and module assembly descriptions)
- <u>IPC-2617</u>- Sectional Requirements for Board and Assembly Testing (electrical, environmental, HAST, HALT, etc. test)
- <u>IPC-2618</u>-Sectional Requirements for Bill of Material Documentation (Complete Listing of Parts, Materials, & Procurement Documents)



Documentation Package Grade Requirements

#### C Α B Grade A 0-60% All hard copy; Hard Copy 0-40% completeness 1,2 and 3 (Drawings) Soft Copy (Drawings) Grade B 60-90% Hard Copy Mixed hard copy and (Drawings) 10-60% electronic data, Soft Copy completeness 1, 2 and 3 (Drawings) • Grade C 40-100% - All electronic data, Maximum Data completeness 1, 2, and 3 10-80% 10-40 % Nominal Data Minimal Data



### **Completeness Criteria**

Name	Full		Design		F	abricatio	on		Assembl	у		Test	
		1	2	3	1	2	3	1	2	3	1	2	3
Hierarchical layer/stack instance files	Y	N	Y	N	N	N	N	N	N	N	N	N	N
Hierarchical conductor routing files	Y	N	Y	N	N	N	N	N	N	N	N	N	N
BOM (Components and Materials)	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	N	Y	Y
AVL (Components and Materials)	Y	N	Y	Y	N	Y	Y	Y	Y	Y	N	N	Y
Component Packages	Y	Y	Y	Y	N	N	Y	Y	Y	Y	N	Y	Y
Land Patterns	Y	N	Y	Y	N	N	Y	N	Y	Y	N	Y	Y
Device Descriptions	Y	Y	Y	Y	N	N	N	N	N	Y	N	N	Y
Component Descriptions	Y	Y	Y	Y	N	N	N	Y	Y	Y	N	Y	Y
Soldermask; Solder Paste Legend Layers	Y	N	N	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
Drilling and Routing Layers	Y	N	N	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
Documentation Layers	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
Net List	Y	Y	Y	Y	N	Y	Y	N	Y	Y	Y	N	Y
Outer Copper Layers	Y	N	N	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
Inner Layers	Y	N	N	Y	Y	Y	Y	N	Y	Y	N	N	Y
Miscellaneous Image Layers	Y	Ν	Y	Y	N	Y	Y	N	Y	Y	N	Y	Y
DFX Analysis	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y



	Α	В	С
1	Napkins	PDF/Word Design Stats PowerPoint	Formatted data file, Gerber
2	Paper Plots	Gerber / NC Drill	D-356, Partial IPC-2580
3	Mylar Paper Tape	Gerber NC Drill Formatted Drawings	IPC-2580 CAD DB ODBX



### **Minimum Drawing Requirements**

The documentation of a printed board assembly consists of <u>several drawing and</u> <u>data types</u> that are included or referenced in the documentation package.

Not all drawings or data are supplied to the fabricator or to the assembly company; however, the designer must have a good understanding of the minimum information necessary to convey the design intent.



# The <u>IPC-D-325</u> defines three types of documentation packages. These are:

**Class A:** Minimal Documentation

 Usually used for internal use and consists primarily of a copy of the layout and artwork in hard copy or NC format.

•The information requires a great deal of coordination between the design and manufacturing disciplines.

• Notes on the layout convey much of the needed information.

•Class A documentation requires the use of a manufacturer that can produce a functional product from the information supplied.

2611 Grade: A1, **B1** or C1



### **Moderate Documentation**

### **Class B:** Moderate Documentation

- Includes a complete board description without information as to the manufacturing allowances that are included in the design.
- The parts list and assembly drawing are also supplied to the assembler.
- CAD data on conductor routing describes the interconnectivity of the circuit and is used by the manufacturer to derive electrical test data. A schematic, logic diagram, or net list may also be supplied.
- Class B documentation requires working with a manufacturer and assembly company that has a strong CAD/CAM background and an understanding of what the designer expects.

2611 Grade: A2, B2 or C2



# Full (Complete) Documentation

### **Class C:** Full Documentation

- This includes a complete procurement package that may be sent to multiple suppliers with each producing an identical part.
- The data, as a minimum, the master drawing, the assembly drawing, bill of material (BOM), schematic or logic diagram, test specs, artwork in hard copy and electronic form, and an electronic description of the design.
- In addition, a panel layout may also be included, especially if the assembly is to be built in panel format.

• The tooling features are defined and located and manufacturing allowances included in the design are identified.

2611 Grade: A3, **B3** or C3



Highly organized, integrated, related, clear

Flat, vague assumptions which need additional data to interpret requirements

IPC-2581, GenCAM, EDIF, AP210, IPC-D-350 EDA DBs, Alg, Men, RR, ... CAM DBs, GenCAD, PDW, FATF, ODB++

BOMs, CPLs, Netlists Gerber, drill Plots... HPGL, PS, PDF, ... Phone calls, paper



# What's Involved in the Documentation Package

- Fabrication Drawings
- Assembly Drawings
- Bill of Materials
- Schematic or Logic Diagrams
- Wiring Diagrams
- Specification Control Drawings
- Electronic Data
- Mechanical Drawings



# **2611- Order of Precedence**

The order of precedence, from top to bottom as follows, **shall** prevail:

- The procurement contract
- An approved documentation package (supplemented by an approved deviation list, if applicable)
- Company specific manufacturing standard
- The 261X standard
- Other applicable documents

The 2611 standard represents the generic requirements for electronic product documentation. The details of documentation requirements are contained in the specific part of the IPC-2610 series of standards. Each standard has a specific focus and **shall** be used, as appropriate, to describe a particular part of the electronic product details.



# **2612 - Schematic Completeness**

Description	Mode 1	Mode 2	Mode 3
Symbol and function	Y	Y	Y
Circuit Flow	N	Y	Y
Signal Names	N	Y	Y
Critical Circuit Identification	N	N	Y
Critical Signal Identification	N	Y	Y
Reference designator Assignment	N	Y	Y - Left to right preferred
Off sheet reference assigned	N	Y	Y
Component Indexing	N	N	Y
Fixed Pin and Gate Assignment	N	N	Y
Symbol Pin Number indication	N	N	Y



# **2612 Net Attribute Descriptions**

- Net attribute "SL" could be used to indicate a short net length for component placement purposes (e.g. this attribute will be placed on the net connecting a clock output to its' series terminating resistor).
- Net attribute "CI" could be used to indicate routing on a controlled impedance layer.
- ECL pin attributes "S", "L", and "T" will be used to indicate source, load, and termination and will drive "ECL" style net routing (i.e. the route will have the "S" and "T" pins as it's end points, and the "L" pins will be through routed with no net stubs, or minimal length net stubs if required for device fanout).
- Pin attributes "B" and "3" could be used to indicate bidirectional, load or a source, while the "3" indicates a three state condition, either a source (high or low) or be turned off. Bidirectional programmable logic pins could use the attributes "BS" or "BL" to signify the final state after the logic is initialized is either a source or a load.
  A net will usually contain no more than one pin with an "S" attribute. Two "T" attribute pins may be used in the case of Thevinin terminations.
- Net attribute "C" could be used to identify nets constrained in some other fashion, which will be documented with a schematic note.



# Part and Functional Diagram Conversion 2612-1







# **2612-1 Logic Representation**





# **General Discrete Symbols**

Attenuator, Fixed		A fixed attenuator is an electronic device that reduces the	e
	~	amplitude or power of a signal without appreciably distorti	ng its
	\$	waveform. Attenuators are usually passive devices made	from
		resistors. The degree of attenuation is fixed.	
Attenuator,	1	An variable attenuator is an electronic device that reduce	es the
Variable	- 27	amplitude or power of a signal without appreciably distorti	ng its
	13	waveform. The degree of attenuation is continuously adjust	stable, or
	I	incrementally adjustable.	
Crystal,		A piezoelectric crystal is a device that has the ability to ge	nerate an
Piezoelectric		electrical response to a mechanical stress	
Delay Line		A delay line symbol a device where the input signal	ł}
	$-\Phi$	reaches the output of the device after a known period of	
		time has elapsed.	Alternate
Directional		Directional couplers are passive devices used in the	$\left( \right)$
Coupler	- <b>N</b> _ <b>Z</b>	field of radio technology that couple parts of the	-(++)-
	<u> </u>	transmission power in a transmission line by a known	$\smile$
		amount out through another port.	Alternate
Thyristor		A thyristor a solid state semiconductor device with four lay	ers of
		alternating N and P-type material which acts as a switch.	
Thermocouple		A thermocouple is a device that is a temperature sensor	$\overline{}$
	>	and can also be used to convert thermal differences to	
		electrical potential.	Alternate



# **APEX EXPO** Logic and Truth Tables

Integrated Circuit		A general integrated circuit symbol re can serve to describe various logic fu identified in sections 7.2 through 7.8.	presente nctions re	d as a re elated to	ctangle that the principles
Negated Input	-9	The external 0-state shown by the ne the internal 1 state. Note: the connect the negation symbol	gated inp tion line r	out symbo nay be di	ol produces rawn through
Negated Output		The internal 1-state shown by the neg the external 0- state. Note: the conne through the negation symbol	pated out ction line	put symb may be	ool produces drawn
Inverter	Ļ	The inverter is a logic device that has input. The inverter performs an oppor	an outpu site funct	it opposit tion of a r	te of the rectifier.
Buffer		The general symbol for a buffer witho amplified output. The output stands a and only if the input stands at its 1-sta	ut a spec t its 1-sta ate	te if -	
Exclusive-Or		An exclusive-or gate implements	հո	out	Output
Exclusive-Or Gate		An exclusive-or gate implements exclusive disjunction where a HIGH (1) output results if one and only	Inj A	out B	Output A, X, or B
Exclusive-Or Gate	-17-	An exclusive-or gate implements exclusive disjunction where a HIGH (1) output results if one and only one of the inputs is HIGH (1). If	Ing A 0	B 0	Output A, X, or B 0
Exclusive-Or Gate	D-	An exclusive-or gate implements exclusive disjunction where a HIGH (1) output results if one and only one of the inputs is HIGH (1). If both inputs are LOW (0) or HIGH (1) a LOW (0) output results	<b>A</b> 0 0	B 0 1	Output A, X, or B 0 1
Exclusive-Or Gate	<b>)</b> D-	An exclusive-or gate implements exclusive disjunction where a HIGH (1) output results if one and only one of the inputs is HIGH (1). If both inputs are LOW (0) or HIGH (1) a LOW (0) output results.	<b>A</b> 0 0 1	Dut B 0 1 0	Output A, X, or B 0 1 1
Exclusive-Or Gate		An exclusive-or gate implements exclusive disjunction where a HIGH (1) output results if one and only one of the inputs is HIGH (1). If both inputs are LOW (0) or HIGH (1) a LOW (0) output results.	Inj A 0 1 1	Dut B 0 1 0 1	Output A, X, or B 0 1 1 0
Exclusive-Or Gate And Gate	۲	An exclusive-or gate implements exclusive disjunction where a HIGH (1) output results if one and only one of the inputs is HIGH (1). If both inputs are LOW (0) or HIGH (1) a LOW (0) output results.	Ing A 0 1 1 1 Ing	B 0 1 0 1 0 1 0 0	Output A, X, or B 0 1 1 0 0 Output
Exclusive-Or Gate And Gate	٦D-	An exclusive-or gate implements exclusive disjunction where a HIGH (1) output results if one and only one of the inputs is HIGH (1). If both inputs are LOW (0) or HIGH (1) a LOW (0) output results.	Ing A 0 1 1 Ing A	Dut B 0 1 0 1 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0	Output A, X, or B 0 1 1 0 0 Output A And B
Exclusive-Or Gate And Gate	Ĵ)-	An exclusive-or gate implements exclusive disjunction where a HIGH (1) output results if one and only one of the inputs is HIGH (1). If both inputs are LOW (0) or HIGH (1) a LOW (0) output results.	Ing A 0 1 1 Ing A 0	B         0           1         0           1         0           1         0           1         0           0         1           0         0           0         0	Output A, X, or B 0 1 1 0 0 Output A And B 0
Exclusive-Or Gate And Gate	ی۔ ۲	An exclusive-or gate implements exclusive disjunction where a HIGH (1) output results if one and only one of the inputs is HIGH (1). If both inputs are LOW (0) or HIGH (1) a LOW (0) output results. An And Gate implements logical conjunction. A HIGH output (1) results only if both the inputs to the AND gate are HIGH (1). If neither or only one input is HIGH, a LOW	Ing A 0 1 1 Ing A 0 0	B       0       1       0       1       0       1       0       1       0       1       0       1	Output A, X, or B 0 1 1 0 0 Output A And B 0 0 0
Exclusive-Or Gate And Gate	Ĵ)-	An exclusive-or gate implements exclusive disjunction where a HIGH (1) output results if one and only one of the inputs is HIGH (1). If both inputs are LOW (0) or HIGH (1) a LOW (0) output results. An And Gate implements logical conjunction. A HIGH output (1) results only if both the inputs to the AND gate are HIGH (1). If neither or only one input is HIGH, a LOW (0) output results.	Ing A 0 1 1 1 Ing A 0 0 1	B       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1	Output A, X, or B 0 1 1 0 0 0 0 0 0 0 0



separable assembly	LS	loudspeaker, buzzer
amplifier	М	meter
attenuator; isolator	MG	motor-generator
blower, motor	MH*	mounting hole
battery	MK	microphone
capacitor	MP	mechanical part
circuit breaker	Р	most movable of connr pair, plug
capacitor network	PS	power supply
connector adapter, coupling	Q	transistor
diode	R	resistor
breakdown diode	RN	resistor network
directional coupler	RT	thermistor
delay line	S	switch
display, lamp, light emitting diode	т	transformer
terminal	тв	terminal board, terminal strip
fuse	тс	thermocouple
fiducial	TP**	test point, In-circuit test points
filter	TZ	transzorb
generator, oscillator	U	inseparable assembly, IC pkg
general network	V	electron tube
hardware	VR	voltage regulator
circulator, directional coupler	W	wire, cable, cable assembly
most fixed of connector pair, jack	Х	socket, fuse holder, lamp holder
contactor, relay	Υ	crystal, magnetostriction osc
coil, inductor, bead, ferrite bead	Z	miscellaneous
	separable assembly amplifier attenuator; isolator blower, motor battery capacitor circuit breaker capacitor network connector adapter, coupling diode breakdown diode directional coupler delay line display, lamp, light emitting diode terminal fuse fiducial filter generator, oscillator general network hardware circulator, directional coupler most fixed of connector pair, jack contactor, relay coil, inductor, bead, ferrite bead	separable assemblyLSamplifierMattenuator; isolatorMGblower, motorMH*batteryMKcapacitorMPcircuit breakerPcapacitor networkPSconnector adapter, couplingQdiodeRNdirectional couplerRTdelay lineSdisplay, lamp, light emitting diodeTfilterTZgenerator, oscillatorUgenerator, oscillatorVhardwareVRcirculator, directional couplerVhardwareYcontactor, relayYcoil, inductor, bead, ferrite beadZ



# **APEX Fabrication Requirements**

Characteristics	Requirements
Board Details	<ol> <li>The type, size and shape of the printed board and all tolerance requirements.</li> <li>Dielectric separation between layers.</li> <li>Bow and twist allowances</li> </ol>
	4. Overall board thickness requirements including tolerances.
Materials	<ol> <li>Type, Class and Grade of material, including color if applicable.</li> <li>Electrical properties of the material i.e. permittivity, loss tangents</li> <li>Electrical properties of the material i.e. permittivity is tangents</li> </ol>
	<ul> <li>and coating material(s) type and thickness(es).</li> <li>Marking inks or paint and permanency.</li> <li>Embedded component materials</li> </ul>
Hole Details	<ol> <li>The size, location and tolerances for all holes.</li> <li>The plating requirements for all holes.</li> <li>The hole cleaning requirements including if etchback is required or permitted.</li> </ol>
Conductor Definition	<ol> <li>Shape and arrangement of both conductor and non-conductor patterns on each layer of the printed board.</li> <li>Conductor width and spacing on the finished printed board.</li> <li>Dimensions and tolerances for critical pattern features which may affect circuit performance.</li> <li>Conductor layer identification starting with the primary side, the next conductive layer shall be Layer 2. (For assemblies with components on both sides the most complex or densely populated side shall be Layer 1.)</li> </ol>
Embedded Components	Formed passive component requirements Formed active component requirements Inserted passive component requirements (including BOM information and assembly instructions) Inserted active component requirements (including BOM information and assembly instructions)



Characteristics	Requirements
Marking	1. Printed board identification marking.(may include Bar Code)
	2. Printed board revision (may include layer Rev identification)
	<ol><li>Size, shape and location of reference designation and legend marking, if required.</li></ol>
	<ol><li>Traceability marking and/or date code and serial number (when required).</li></ol>
	<ol> <li>Location and size requirements for <u>fabricator's I.D.</u>, UL, ESD marking and cage code.</li> <li>Appropriate material marking requirements perJ-STD-609.</li> </ol>
Processing Conditions	<ol> <li>Processing allowances that were used in the design of the printed board, including but not limited to:</li> </ol>
	a. Conductor width allowance [LMC and MMC]
	b. Conductor spacing allowance [LMC and MMC]
	c. Land/hole fabrication allowance [LMC and MMC]
	<ul> <li>d. Solder mask or cover layer registration allowance [DTP]</li> </ul>
	e. Layer to layer registration requirements
	2. Applicable processing specifications.
	3. Location of quality conformance coupons or circuitry.
Design Concepts	<ol> <li>Maximum rated voltage (maximum voltage between two non-connected adjacent conductors with the greatest potential difference).</li> </ol>
	<ol><li>Identification of testing and test point locations (when applicable).</li></ol>
	3. Modular grid system(s) used and application (component placement, test points, etc.):
	a. Metric grid smallest increments. Inch based grid smallest increment
Documentation	1. Terms used on the Fabrication data set shall conform to this standard and IPC-T-50.
	2. Notes either included on the first sheet(s) or location of notes specified on the first sheet(s) $\left(s\right)$

Note Type Category	c	0						
[Note code]	Mode 1	Mode 2	Mode 3	Comments				
Specification Reference [SR]		1	11					
Design Specifications [d]	0	0	M					
Performance Specifications [p]	M	M	M					
Quality Control Specifications [q]	0	M	M					
Material Specifications [m]	0	0	M					
Restrictive Material Identification [r]	0	0	0					
Electronic Data Formats [e]	0	М	M					
Internal Company Specifications [c]	0	0	0					
International Specifications [j]	0	0	0					
Unique Specifications References [u]	0	0	0					
Quality Requirements [QR]								
Minimum acceptability [a]	M	M	M					
Workmanship Requirements [w]	M	М	M					
Modification and Repair [m]	0	М	M					
Coupon and Delivery Requirements [c]	0	0	M					
Process Control Reporting [p]	0	0	M					
Test Requirements [t]	0	0	M					
Unique Quality Assessment Requirements [u]	0	0	0					
General Material [GM]								
Metallic Heat Sink Foil/Film [h]	0	0	0					
Non-Organic Materials [c]	0	0	0					
Rigid Material [RM]			· ·					
Core Base Material [b]	M	M	M					
Prepreg Material [p]	0	0	M					
Reinforcement Materials [r]	0	0	M					
Copper Foil [c]	M	M	M					
Unique Rigid Board Material [u]	0	0	0					
Flexible Material [FM]	·		•					
Core Base Material [b]	0	0	M					
Adhesive Material [a]	0	0	M					
Cover Layer Material [c]	0	0	M					
Copper Film [f]	0	0	M					
Unique Elexible Material [u]	0	0	0					
APEX	Note Type Category	c	ompletenes	s	Commonte			
-------------	--	--------	------------	--------	----------	--	--	--
<b>EXPO</b>	[Note code]	Mode 1	Mode 2	Mode 3	Comments			
	End Product Physical Descriptions [EP]							
	Hole from/to descriptions [f]	M	M	M				
	HDI layer Structure [h]	0	M	M				
	Edge Definition Requirements [e]	0	0	M				
	Board from Panel Excising [p]	0	M	M				
	Board X out allowance [x]	0	0	M				
	Via Fill or Tenting strategy [v]	0	0	M				
	Etchback and desmear requirements [d]	0	0	M				
	Flexing (to install or continuous) [f]	0	0	0				
	Unique End Product Physical Descriptions [u]	0	0	0				
U	Tolerance Variation Details [TV]							
	Printed Board Peripheral [p]	0	М	М				
T	Printed Board Thickness [t]	0	M	M				
	Printed Board Bow and Twist [b]	0	M	M				
	Hole/Feature Location [I]	M	M	M				
	Hole/Feature Size [s]	M	M	M				
	Dielectric Separation [d]	0	0	M				
	Electrical Variation [e]		M	M				
C	Conductor and Space [c]		M	M				
3	Impedance Variations [j]	0	0	M				
	Unique Tolerance Variation Details [u]		0	0				
	Embedded Components [EC]							
	Formed components [f]	0	0	M				
	Inserted components [j]	0	0	0				
	Unique Embedded Components [u]	0	0	0				
	Electrical Test Requirements [ET]							
	Open and short testing (Continuity) [o]	M	M	M				
	Hi Pot testing [h]	0	0	M				
	Maximum rated Voltage [v]	0	M	M				
	Conductor Impedance testing [j]	0	0	0				
	Dielectric withstanding voltage [d]	0	0	M				
	Highly Accelerated Stress Testing [s]	0	0	0				
	Burn in Requirements [b]	0	0	M				
	Cleanliness Testing [c]	0	M	М				
	Environmental screening tests [e]	0	0	М				
	Thermal stress testing [t]	0	М	М				
	Unique Electrical Test Requirements	0	0	0				

APEX EXPO	Note ID	Descriptions	Comments
IPC	RMp	Rigid Material Requirements – Prepreg Material	
Ν	RMp1	Laminate and prepreg shall be in accordance with IPC-4101/24. Refer to layer stack for copper foil weights.	
0	RMp2	Laminate and Prepreg (B-stage) shall be in accordance with IPC-4101/23 or IPC-4101/24. Material must meet UL 94V-0 flammability rating. FR-406 material with a Tg of 170° or greater is recommended.	
T	RMp3	Core FR-408, prepreg 1080 and prepreg 2116 shall be in accordance with IPC-4101. Minimum glass transition temperature (Tg) of 170°C required. See layer detail.	
E	RMp4	Material shall be in accordance with IPC-4101/25, plastic sheet, type GF base material, glass base preimpregnated (B-stage), Tg rating: 140 to 160°C.	
_	RMp5	Laminate and Prepreg (B-stage) to be in accordance with IPC-4101/23 or IPC-4101/24. Material must meet UL 94V-0 flammability rating. FR406 material with a Tg of 170° or greater is recommended.	
E	RMr	Rigid Material Requirements – Reinforcement Materials	
X	RMr1	Reinforcement next to board surface shall be woven E glass, style 1080 per IPC 4412.	
Α	RMr2	A minimum of two layers of reinforcement woven E glass material shall be provided between all copper layers.	
Λ/	RMr3		
111	RMr4		
P	RMr5		
	RMc	Rigid Material Requirements – Copper Foil	
L	RMc1	Copper foil <b>shall</b> be in accordance with IPC-4562/x, Quality classification 3.	
F	RMc2	If foil lamination is used, copper foil shall be in accordance with IPC-4562/3, Quality classification 3.	
S	RMc3	Copper foil to be in accordance with IPC-4562. Unless otherwise specified, all copper weight for inner signal layers to be $18\mu m$ (0.5 oz). Inner plane layers to be $35 \mu m$ (1 oz.). For outer layers $53\mu m$ (1.5 oz). Copper weight is to be considered "finished".	



# **2614-Hole Schedule Example**

Hole Schedule (All units are in millimeters)						
Symbol	Diameter	Quantity	Plating	Design Diameter		
А	3.68 - 3.50	10	Non - Plated	3.70		
В	3.18 – 3.00	3	Non – Plated	3.25		
С	2.90 – 2.72	4	Non – Plated	2.95		
<b>\</b>	1.5	2	Non - Plated	1.55		
•	1.0	13	Plated	1.05		
•	0.9	31	Plated	0.95		
<b></b>	0.7	70	Plated	0.75		
	0.6	244	Plated	0.65		
•	0.4	38	Plated	0.45		
	0.33 - 0.00	636	Plated	0.35		
Tolerance on diameter of single numbered holes are ± 0.05						



# Hole Characteristic Descriptions







# You've got to know the Jargon



A Undercut – Add line to show where B Outgrowth – Extend line to B C Overhang - OK





**Blister:** Delamination in the form of a localized swelling and separation between any of the layers of a lamination base material, or between base material and conductive foil or protective coating.



1 (Resin) Blistering – Remove second arrow and change the void color between layer 1 and 2 glass fiber. Reduce the resin above the glass underneath the bubble of raised resin. See sketch

**2 Laminate Void** – OK no change







**Delamination:** A separation between plies within a base material, between a material and conductive foil, or any other planar separations within a printed board.

#### 3 (Resin) Delamination –

improve graphic see illustration



4 Lifted Land Crack - Remove 4
and resin void in picture. Add a land
and make crater
5 Pad Lifting change name to

"Lifted Land Crack" the example shows the resin cracking

#### This is lifted land – no resin under land





This is Pad Cratering. Usually at a land







6 Burr on left is OK right is burr but not produced by drill should have different number. Burr was raised and the pushed into hole during scrubbing.
7 Pink Ring –not pink ring laminate is not attached to copper – show Bond treatment removed by dark line on copper eliminated at far end. Re-title. Bond enhancement removed – "Pink Ring"





Corner Crack 8 Negative Etchback - OK 9 Foil Crack – Cracks OK

**16 Drilling Cracks** – change to "Drill Wall Tear"

17 Innerlayer Burning (ICD) –

Remove or rename

**18 Hole Wall Pull Away** – OK

19 Corner Crack – Move crack to corner

**20 Blistering** – change to Copper Plating Blisters







10 Void (PTH) – to "Hole Plating Void"
11 Wedge Void –to "Plating Nodule"
12 Glass Void –to "Glass Fiber Void"
13 Microvoid (Glass) – change to
"Glass Bundle Void"
14 Arrow Heading – change to "Severe Etchback"
15 Nail Heading - OK









# **Title Block**





# **Revision Information**





# **2611-Revision Identification**

Quite often it becomes necessary to release hard copy or electronic documentation as well as data files in a preliminary or prototype state. Since it is desirable to maintain revision level control during this stage, either of the following methods is suggested (see Table 3-1). Method #1 This method starts out with: Proto Release number 1 uses Revision "+A" for the first release; Proto Release number 2 uses Revision "+B" for the second release; Proto Release number 3 uses Revision "+C" for the third release, etc.

Method #2 This method is very similar to method number#1, except this method starts out with:

Proto Release number 1 uses Revision 1 for the first release; Proto Release number 2 uses Revision 2 for the second release; Proto Release number 3 uses Revision 3 for the third release, etc.



### **Detail Requirements**

Verification of compatibility with specifications, master drawings and patterns, and the specific manufacturing facilities and processes used, are the responsibility of the supplier. The printed board procurement documentation shall be prepared in accordance with the applicable design specifications. The supplier shall ensure that the end-product board meets the requirements of the printed board procurement documentation.



#### **Board Relationship**









# <u>Minimum Requirements for</u> <u>Master Drawing</u>

Features of the board are used to locate the datum planes. The backside of the board is the feature that establishes the primary plane. Secondary and tertiary planes can established using holes, symbols, or fiducials or board edges. It is preferred to use the features critical to mounting the board in its final package to establish datum planes.







As an example when defining fabrication information the relationship between the IPC-2614 and the IPC-2584 provides the mechanism for description/data between design and manufacturing. Both generic standards use the concepts of table 3-1 to define the information needs.

	Fabrication		on	
Name	1	2	3	Comment and Standard Reference
Component Packages *	-	-	0	Elements indicated in this sectional standard, according to
Land Patterns *	-	-	0	cardinality of IPC-2581 and any restrictions contained in the
Solder mask, Legend Layers	М	М	М	following paragraphs of this standard
Drilling and Routing (Tooling) Layers	М	М	М	*Although Component Packages and Land Patterns are further
NetList (Soft tooling) *	0	М	М	defined in IPC-2586, and Net Lists are further defined in IPC-
Outer Conductive Layers	М	М	М	2587, their XML schemas are repeated in this standard.
Inner Conductive Layers	М	М	М	
Board Construction	М	М	М	1



Г

Standard Hierarchy						
CAD-CAM Format IPC-2580 Series	General D	Documentation IPC-2610 Series				
IPC-2581	Generic Requirements for Printed Board Assembly Products Manufacturing	Generic Requirements for Electronic Product Documentation	IPC-2611			
	Description Data and Transfer Methodology					
IPC-2582	Implementation of Administrative Methods for Manufacturing Data Description	Electronic Diagramming Documentation (Schematic and Logic Descriptions)	IPC-2612 IPC-2612-1			
IPC-2583	Implementation of Design Characteristics for Manufacturing Data Description	Electrical, Mechanical and Discrete Wiring Part Descriptions Documentation	IPC-2613			
IPC-2584	Implementation of Printed Board Fabrication Data Description	Board Fabrication Documentation	IPC-2614			
IPC-2585		Printed Board Dimensions and Tolerances	IPC-2615			
IPC-2586	Implementation of Printed Board Assembly Products Manufacturing Data Description	Assembly Documentation	IPC-2616			
IPC-2587	Implementation of Printed Board and Assembly Testing	Board and Assembly Testing (Electrical and Environmental test)	IPC-2617			
IPC-2588	Implementation of Part List Product Data Description	Bill of Material Documentation	IPC-2618			



<u>IPC-2581</u> - Generic Requirements for Printed Board Assembly Products Manufacturing Description Data & Transfer Methodology

- <u>IPC-2582</u> Sectional Requirements for Implementation of Administrative Methods for Manufacturing Data Description
- <u>IPC-2583</u> Sectional Requirements for Implementation of Design Characteristics for Manufacturing Data Description
- <u>IPC-2584</u> Sectional Requirements for Implementation of Printed Board Fabrication Data Description
- IPC-2585 Sectional Requirements for (Un-assigned )
- <u>IPC-2586</u> Sectional Requirements for Implementation of Assembly Data Description
- IPC-2587 Sectional Requirements for Implementation of Board and Assembly Testing Data description
- <u>IPC-2588</u>-Sectional Requirements for Implementation of Part List Product Data Description



### <u>Electronic Data Transfer</u> IPC-2581

- Data extraction from CAD
- CAM step and repeat plus process tolerance inclusion
- Design file review (Pad Stacks) versus layered data
- Assembly information tied to CAD libraries
- Provide updated viewer to industry
- Provide Gerber to 2581 converter

# **Standard and User Dictionaries**





#### All Dictionary elements are Substitution Groups



# XML Example

```
<ROUTES>
<GROUP11 route_group_id="route1" >
  <ROUTE net name="CPU PAGE 12 U23 3" net class="SIGNAL" >
   <PATH layers ref="lay1:1" linedesc ref="prim4:signalwidth" >
    <POLYLINE >
     <STARTAT4 start_xy="(1200,1420)" />
     <LINETO4 end_xy="(1200,1600)" />
     <LINETO4 end xy="(1320,1600)" />
     <LINETO4 end_xy="(1320,1815)" />
     <LINETO4 end_xy="(1460,1815)" />
    </POLYLINE>
   </PATH>
   <VIA via_name="TV1" padstack_ref="pad1:100Chips"
     access desc="NOPROBE" xy ref="(1460,1815)" />
  </ROUTE>
  <ROUTE net name="C3" net class="CLK" >
   <PATH layers_ref="lay1:1" linedesc_ref="prim4:signalwidth" >
    <POLYLINE >
     <STARTAT4 start_xy="(1300,1400)" />
     <LINETO4 end_xy="(1200,2200)" />
    </POLYLINE>
   </PATH>
   <TESTPAD testpad_name="p106_2" padstack_ref="pad1:100Chips"
       access_desc="NOPROBE" xy_ref="(1200,2200)" />
</ROUTES>
```

# APEX XML is Human Readable

<EntryStandard id = "Diamond1"> <Diamond width = "10.40" height = "6.20"/> </EntryStandard>

<EntryStandard id = "Diamond2"> <Diamond width = "6.00" height = "8.60"/> </EntryStandard>



<EntryStandard id = "Donut1"> <Donut shape = "ROUND" outerDiameter = "6.8" innerDiameter = "4.8"/> </EntryStandard>

<EntryStandard id = "Donut2"> <Donut shape = "ROUND" outerDiameter = "8.6" innerDiameter = "7.4"/> </EntryStandard>

<EntryStandard id = "Donut3"> <Donut shape = "SQUARE" outerDiameter = "6.8" innerDiameter = "5.0"/> </EntryStandard>

<EntryStandard id = "Donut5"> <Donut shape = "HEXAGON" outerDiameter = "8.40" innerDiameter = "6.20"/> </EntryStandard>

#### APEX EXPO **Other Standard Primitives**

IPC





### Logistic Header



Indicates file owner as well as Approved Vendors



### <u>History Record</u>



#### **Configuration Management Section**



### **Bill of Materials**



# One to many BOMs including one for Board Material



#### **Approved Vendor List**



#### One master list referenced to BOM items & enterprise



### **The Heart and Stamina**





# **The Information Vessels**







<u>Step</u> Description

Mandatory Requirements

<u>The step functions</u> <u>define the details</u> <u>of the electronic</u> <u>assembly. This</u> <u>includes the parts,</u> <u>conductors, net list,</u> <u>and DFX analysis</u>.

The individual features



### **Detail Descriptions**







🔈 OffspringViewer						
Eile <u>V</u> iew <u>R</u> endering <u>W</u> indows	Help - E X					
<u>2</u>						
Print Image	Angles   X:   0   Y:   0   Z:   0   FOV:   84.547   Zoom:   1   Scale X:   1   Scale Y:   1   Scale Z:   1     Step:   KarensFabricationPanel					
Ready.	$\Delta$					


## **Original File**

**NIST** Viewer



Next is conversion of Gerber Macros in "read me" file





- Standards
  - 2580: Assembly, Testing, BOM, Design (Archiving)
  - 2610: Assembly, Testing, BOM, Archiving
- Update to NIST Viewer
  - 3D rendering for container clearance evaluation
- Verify fabricator's & assembler's capability to read IPC-2581 data
  - Test various CAD CAM Systems
  - Need Assembler test





- Many Challenges face the designer
- Mixing and matching Technologies
- Knowing the infrastructure
- Smooth transition prototype to production
- Managing supply chain communication
- Understanding material restrictions
- Created a functional Design
- Providing clear, unambiguous information