

Size and Cost Modeling for Embedded Passives

Chet Palesko and Leonard Roach
Answer Systems North America
Austin, TX

Abstract

Lower cost is frequently listed as the main driver for moving to embedded passives. Unfortunately, understanding the true cost difference between a design using embedded passives and the same design using discrete passives is complicated. These discrepancies span design, board fabrication, materials, and assembly. While a variety of factors influence the cost difference, one of the major cost drivers involves layer count and board size. Designs with embedded passives often fit on smaller boards when compared to designs with discrete passives. However, although the cost per square inch of the embedded passives board is higher than the discrete alternative, the total cost of the smaller board may be less.

This paper analyzes drivers that influence the design size and layer count. A methodology is presented for accurately predicting the final size and cost of designs with embedded passives as well as with discrete passives. This methodology includes design routing analysis, escape routing analysis for BGA's, board surface area analysis, and panelization details. The cost impact of these size differences is also analyzed using activity based cost models for board fabrication and assembly.

Economic Drivers for Embedded Passives

The cost tradeoffs associated with the manufacture and assembly of boards containing embedded passives is complicated by differences in board fabrication and board assembly. This means the cost drivers associated with embedding passives are spread throughout the supply chain, making it extremely difficult to compare options.




Figure 1 – Electronic Product Supply Chain

Figure 1 shows how the embedded passives cost is distributed across the supply chain. One of the main difficulties in determining the total cost is that variations in both cost and pricing must be considered. Even though the data is sometimes difficult to gather, cost can be measured and quantified. However, pricing may vary based on factors that have nothing to do with the actual cost. For example, large customers with tough purchasing departments will have better pricing for materials and boards compared to smaller companies. Therefore, similar designs may have very different costs due to diversity in the supply chain pricing.

Another challenge results from the fact that the actual cost of a material or process is often considered highly confidential. Because of this confidentiality, suppliers may publish an average price that they charge, and it will often be higher than the true average. (Nobody wants to publicize a price that is lower than what they charge any of their customers.) Using average published numbers makes it difficult to get an accurate model for a specific design.

In order to understand the difference between the cost of a board with embedded passives and the cost of the same board using discrete passives, it is helpful look at which costs are affected, and the rate at which they change. For example, adding two discrete capacitors to a design will cost twice as much as adding one discrete capacitor. However, the cost of two embedded capacitors on a board is the same as the cost of one embedded capacitor,

because the cost of a capacitive layer pair is incurred on a per panel basis, not per device. The cost drivers for embedded passives can be grouped into the following three categories:

1. *Increased board fabrication cost* – The primary drivers that increase the board fabrication cost when embedding passives are increased material costs and the addition of extra processing steps. Most of the cost associated with the extra processing steps is incurred on a per panel basis. For example, the cost of adding a layer pair with a thin dielectric for embedded capacitors is the same whether there is one embedded capacitor on the panel or 10,000. However, some processing steps do have a substantial cost per device component as well as a cost per panel component. For example, the extra cost associated with laser trimming resistors contains a small cost that is independent of the number of resistors to be trimmed, as well as a larger cost that is dependent on the number of resistors trimmed. The location and the layout of the design also have a large influence on the cost per trimmed resistor. The net result is that these costs are heavily design dependent.
While most of the extra processing costs are driven on a per panel basis, some of the extra material costs are driven on a per device and per panel basis. As noted above, the extra material cost for an embedded capacitance layer pair is purely per panel. However, the material cost for ceramic devices and the ink for printed devices vary based on the number of devices.
2. *Decreased board assembly and component cost* – Since the embedded devices replace discrete devices, the cost of assembling the board is reduced. The direct cost improvements include the cost of the replaced components plus the cost of placing those components on the board. Additionally, a board with embedded devices will have higher yield and reliability due to fewer solder joints. A significant reduction in the board assembly cost may be achieved for boards that can be converted from two sides to a single side.
3. *Decreased board size/cost* – In many cases, the surface real estate for placing components is the limiting factor on board size. In these designs, the use of embedded passives may result in a smaller board. If the size reduction is enough to yield more boards per panel, the board fabrication cost of the embedded design may be less than the non-embedded option even though the cost per square inch of embedding is higher.

Board Size and Layer Count

The reduction in board size enabled by the use of embedded passives is often the dominant factor that influences the cost of the design. Unfortunately, because the size difference between a design with embedded passives compared to a design with discrete passives may be difficult to determine, it is often ignored, and the result is a sub-optimal design.

Any of the following factors may influence board size and layer count. However, it is important to note that each design will be dominated by one factor that drives the minimum board size (area and layer count). For example, even if a design has sparse routing requirements, a single high pin count BGA may drive the minimum number of layers on a board due to escape routing needs:

1. *Board surface area required to place all the components* – The surface area of a board is often the size limiting factor. For each component in the design, enough area must be available to place the component (including required manufacturing spacing) and to connect to the component. Designers can trade off surface area for layer count by choosing the appropriate package. Chip scale packaging minimizes the surface area, but the bond pad density may drive the layer count higher. On the other hand, larger packages take up more area, but require fewer layers for escape routing.
2. *Routing area needed to connect all the components* – In addition to area requirements driven by each component, a board must have enough routing area to connect the components. This usually drives the number of layers in the design. While the exact percentage of resources needed compared to resources available varies by design style and CAD system, a design that uses less than or equal to 50% of the available area can often be automatically routed.
3. *System level constraints that fix one or more of the board dimensions* – System level constraints such as connectors to a backplane or physical package limits will often dictate the maximum and minimum board dimensions. To stay within the maximum board size, chip scale packaging and double sided layout are often used. As noted above, compromises made to decrease the size of the board usually force the addition of more layers. Alternately, if the board has a minimum size constraint, packaging decisions should be made to reduce the layer count and, if possible, to use only one side of the board.
4. *Electrical or thermal constraints* – The size of high speed, analog, RF, and analog mixed signal boards is often driven by performance requirement, not by component and routing density. Special routing, shielding, additional ground, planes, etc. found in these designs may increase the size of the board and its layer count. In addition, thermal management drives boards to be larger as well.
5. *Escape routing for BGAs* – As noted above, escape routing requirements for high density BGAs may drive the layer count to be higher than what is necessary to accommodate the overall design routing requirements.

The use of embedded passives is another tool which designers can use to manage the board sizing. Discrete passives consume surface area which, in many designs, is the limiting factor on size. Converting these discrete passives to embedded passives frees up surface area and instead consumes routing resource on one or more internal layers. This tradeoff is similar to the chip scale package tradeoff, and in size critical designs, both chip scale packages and embedded passives should be considered.

SavanSys Overview

Below is a brief description of the *SavanSys* activity based cost modeling technology. For additional information on the capabilities and availability of this technology, please contact the authors.

SavanSys is a cost modeling and technology tradeoff tool. Data is extracted from the design tool environment to create a physical representation of the design. Activity based models of both board fabrication and assembly are created to model the manufacturing process. This combination of design and manufacturing information is used to generate a “virtual prototype” of the board to accurately determine size, cost, and yield. The results of this model are extremely accurate because it considers the details of the target board applied to a specific manufacturing environment with precise costs and yields.

The data considered by *SavanSys* for doing this analysis is listed below.

The Design Model in SavanSys

Because of the substantial number of packaging technologies, processes, and materials that are available, making optimum choices is not a trivial task. Alternative technologies and materials include:

- Substrates (printed circuit boards, ceramic, thin-film, etc.)
- Chip packaging
- Bonding techniques (wirebond, TAB, flip chip)
- Test techniques
- Manufacturing methods

SavanSys accepts physical information that describes multiple chips (or bare die) and their interconnection. All of the information that is collected by *SavanSys* is physical, as opposed to logical, behavioral, or functional. *SavanSys* does not import VHDL or similar behavioral information because such descriptions do not contain a significant amount of useful physical information. *SavanSys* accepts the following physical inputs.

Chips (bare die and packaged die):

- Dimensions (length, width, thickness)
- I/O type and count
- Cost and yield

Chip Packaging:

- Bonding (technology, materials, and design rules)
- Encapsulation (materials and design rules)
- Die attach (materials and design rules)
- Process flow information (chip preparation, testing, and burn-in)

Boards/Modules:

- Substrate (technology, materials, and design rules)
- Connectorization (technology, materials, and design rules)
- Process flow information (substrate fabrication)

In *SavanSys*, netlists are optional because tradeoff activities often take place prior to the presence of a detailed netlist. Therefore, the total number of nets in a partition can be estimated with *SavanSys* even without a detailed netlist.

Module size prediction is accomplished by computing the following set of footprints for each component (active and passive) in the board.

- The interconnect-capacity footprint is the size limitation based on the amount of wiring required to connect a component within the module. It depends on the wiring capacity of the substrate and the quality of the routing.

- The via-density footprint accounts for the number of vias that are available to connect component I/O to wiring layers.
- The bond-pad-density footprint accounts for the distribution of bond pads on the surface of the interconnecting substrate.
- The escape-routing footprint analyzes routing component I/O out from under the die, either to wiring tracks on the surface of substrates or to vias that connect to other wiring layers.
- The placement or die footprint represents the physical size of the bare die or packaged chip and its surrounding bonds, as well as minimum spacing to adjacent components.

In order to obtain the module area, the footprints representing each component are appropriately accumulated.

The Manufacturing Model in SavanSys

SavanSys cost models may include the following costs. Given that the costs below are optional, *SavanSys* models can be used to analyze total system costs or specific components of the system cost.

- Component costs (entered or computed)
- Component preparation (process may be defined)
- Single chip package costs (entered or computed)
- Substrate fabrication costs (entered, computed, or process flow)
- Surface mount and through-hole assembly costs
- Bare die attach costs (TAB, wirebond, flip chip)
- Tooling costs associated with assembly processes
- Test, repair, and rework costs

The plot in Figure 2 shows the results of a *SavanSys* analysis.




Figure 2 - Cost Plot

The methodology for defining cost models in *SavanSys* is based on dividing the process into a series of activities and then defining the costs, times, and yields associated with each of those activities. Step types in *SavanSys* are one of the following.

- Substrate – This step calculates the cost and yield of the substrate using either a user defined calculation or running a substrate fabrication process flow.
- Component – This type of step adds the cost and yield of new components to a system.
- Assembly – This type of step is used to define board assembly activities.
- Processing – This type of step is used to define board fabrication activities.
- Test - This type of step defines testing activities. Defects introduced into the system by previous steps are detected by test steps, and the board is either fixed through rework or scrapped.
- Rework – This type of step defines the repair or rework activities.

Step definitions in *SavanSys* vary slightly based on the type of step, but all steps include the follow basic information.

- Time – Used to calculate labor and equipment costs.
- Operator utilization and rate – Combined with time to get cost.
- Equipment utilization and cost – Combined with time and depreciation schedule to determine allocated cost.
- Defects in parts per million or defects per square cm – Used to calculate and accumulate the system yield.
- Tooling costs – Divided over the lifetime quantity of boards.
- Material and amount used – References the material database to calculate material costs.

The screen shot in Figure 3 shows an example step definition for a develop step.

SavanSys

SubstrateProcess Step

Step Name: Develop - side A

Step Type:

- ☒ Processing
- ☐ Test
- ☐ Rework
- ☐ Insert first cost/yield
- ☐ Waste Disposition

Type of Element:

- ☒ Panel or Layer Pair
- ☐ Single Board or Module

Define:

- ☐ Macro Step
- ☒ Micro Step

Always apply step:

- ☒ apply_Always

Apply if specific materials are present:

- ☐ apply_Material

Group & apply to tags:

- ☐ apply_Tag-1
- ☐ apply_Tag-2
- ☐ apply_Tag-3
- ☐ apply_Tag-4

Layer assignment:

- ☐ Layer Tag-1
- ☐ Layer Tag-2
- ☐ Layer Tag-3
- ☐ Layer Tag-4

Type of Material Treatment:

- ☐ No Material Manipulation
- ☐ Cost Only
- ☐ Consumables Only
- ☐ Material Addition
- ☒ Material Subtraction

Consumable Materials:

Closed System Details:

Plasma Details:

Processing MicroStep

Develop - side A

Process Time (min.) 1.30

Process Time Units Per_Panel

Labor Rate Choice Labor Rate 1

Operator Utilization (fraction) 0.0463

Defect Density (defects/sq cm) 0

energy

Energy Rate (W) 0.0000

Material (etched/stripped) Riston-1.5

Tooling Cost (\$) 0.0000

Tooling Cost Units

Equipment Cost (\$/machine) 30000.00

Equipment Capacity 1

Equip. Utilization (frac. used) 1.00

Max. Utilization (frac. up time) 1.00

Learning Curve? No Learning Curve

Learning Rate (fraction typ. 0.8-1) 0.0000

Learning Duration (# learning applies) 0

Customize Factory Metrics

Burden 0.0000

Labor Rate (\$/hour) 0.0000

Lot Size 0

Depreciation Base (yrs.) 5.00

Shifts Global Default

Panels per Stack 0

Help Cancel OK

Figure 3 – Develop Step Details

Example Design – Trade off Methodology

To illustrate an embedded passives trade off analysis, the SavanSys technology described above was used on an example design. The methodology for this design trade off is described below:

1. *Determine the minimum board size and layer count using discrete passives.* – Since the size (area and layers) directly drives the cost of the board, the size must be determined before looking at any other factors. For this example, we determined the minimum board size by doing an initial placement of the components and measuring the packing density. The packing density is the total component area divided by the surface area of the board. The maximum density achievable was 44.59%. The minimum layer count was six layers; although the total routing utilization was only 17.34%, this value was driven by the escape routing needed for a 680 pin BGA. Figure 4 displays these size results.
2. *Determine the total cost of this design.* – The next step was to calculate the total cost of the design including substrate cost, assembly cost, and component cost.
3. *Embed selected passives.* – The next step was to select which devices to embed. In this example, we selected resistors and capacitors and embedded them using a ceramic paste process. A total of 541 capacitors ranging in value from 1,000PF to .1UF and 993 resistors ranging in value from 100 ohms to 1K ohms were embedded.
4. *Determine the minimum board size and layer count with embedded passives.* – To determine the minimum board size using embedded passives, we set the packing density from the baseline version as a maximum, and we shrunk the board until that value was reached. We then analyzed the total area required to embed the devices and determined that all the selected devices would fit on 2 layers. However, the area on the layers taken up by the devices was no longer available for signal routing. Therefore, the routing utilization climbed and was analyzed to determine if additional layers were required. For this design, no additional layers were necessary.
5. *Determine the cost of the embedded design and compare the results* – The final step was to calculate the cost of the embedded version of the design and compare this to the discrete version. Because all manufacturing costs (components, board fabrication, and board assembly) were included, the smallest total cost was the cheapest alternative.

The screenshot shows the SavanSys software window with the title bar 'SavanSys' and version 'SavanSys-1.6.b.2.INT'. The date 'Jul 27 2003' and company 'Answer Systems, Inc.' are also visible. The main window is titled 'Partition Size and Routing Estimation' and shows results for 'PARTITION: board1'. The results are organized into two columns: 'Partition Size:' and 'Partition Routing:'. The 'Partition Size:' column includes fields for Area (93.6 sq in), Packaging density (44.59 Percent), Displacement volume, Box volume (367.7 cubic in), Maximum thickness (3928 mills), Weight (87.43 g), and Connections (109.6 1/sq in). The 'Partition Routing:' column includes fields for Routing resources used (17.34 Percent), Capacity available (445.8 in/sq in), and Required capacity (154.6 in/sq in). Below these, the 'Partition Escape Routing:' section shows 'Min. number of bonding/wiring layers needed: 6 to 7' and 'Limiting component: BGA680@PGWI'. A 'Size Details' button is located below the 'Connections' field. At the bottom of the window are buttons for 'Apply', 'Previous', 'Continue', 'Reset', and 'Help'.

Partition Size and Routing Estimation	
PARTITION: board1	
Partition Size:	Partition Routing:
Area: 93.6 sq in	Routing resources used: 17.34 Percent
Packaging density: 44.59 Percent	Capacity available: 445.8 in/sq in
Displacement volume:	Required capacity: 154.6 in/sq in
Box volume: 367.7 cubic in	Partition Escape Routing:
Maximum thickness: 3928 mills	Min. number of bonding/wiring layers needed: 6 to 7
Weight: 87.43 g	Limiting component: BGA680@PGWI
Connections: 109.6 1/sq in	See Edit->Properties->Partition->Wiring Details... (continue once) or the layer stack-up details for the computed lines between pads or vias
Size Details	
Apply Previous Continue Reset Help	

Figure 4 – Baseline Size Results of the Example Design

Example Design - Results

Table 1 illustrates the results of this design.

Table 1 – Embedded vs. Discrete Passives for the Example Design

	Baseline	Embedded - No Size Reduction	Embedded with Size Reduction
Board Size	93.6 sq. in.	93.6 sq. in.	86.9 sq.in.
Layer count	6	6 (2 embedded)	6 (2 embedded)
Number Up on Panel	2	2	4
Packing Density	44.59%	41.38%	44.57%
Routing Utilization	17.34%	26.62%	27.79%
First Pass Yield (at ICT)	77%	88%	88%
Assembly Cost	\$47.99	\$40.09	\$40.09
Component Cost	\$228.77	\$222.50	\$222.50
Substrate Cost	\$88.54	\$103.28	\$60.91
TOTAL COST	\$365.30	\$365.87	\$323.50

The lowest cost option for this design was the embedded version with a board size reduction shown in the third column. The discrete version of this design was limited by the surface area, but had excess routing resources in the board. Packing density was an important metric, because we were able to use it to compare design alternatives while holding the density equal. A design with high packing density and low routing utilization is an excellent candidate for embedded passives.

Another indication that this design could benefit from embedding was the low first pass yield during assembly. A significant factor that caused this low yield was the large number of discretes to be placed. Improving this first pass yield significantly lowered the test and rework costs during board assembly.

The board area of the embedded option was reduced by 7%. However, the number of boards up on a panel went from two to four, which resulted in a cost reduction much greater than 7%. This situation highlighted the importance of considering the panelization issues for the board, instead of taking into account only the pure size reduction. Considering panelization is particularly critical for large boards since small changes in size may yield large changes in cost. Another significant issue which contributed to the cost saving was the 11% increase in the first pass yield, which saved almost \$8.00 in assembly cost.

A third option is included in the table (column 2) to highlight why board size is a vital factor for the embedded passives decision. If size had been ignored in this design, the discrete version would have been less expensive than the embedded version, as can be seen in columns one and two. This displays that only using discrete passives would have been a suboptimal decision for this design.

Summary and Conclusions

With continued market pressure for smaller, faster, and cheaper products, the economics of embedded passives will improve compared to discrete passives. As demonstrated by the IC manufacturing industry over the past forty years, as circuit devices become smaller, they also become cheaper to fabricate. The opposite is true for mechanically placing very small objects (discrete passives). Therefore, it is not a matter of whether embedded passives will overtake discrete passives from a cost perspective, but rather exactly when.

Accurate cost modeling is crucial to know when that breakeven point occurs for every new design. To achieve this accurate cost analysis, attention must be paid to all the cost drivers. In particular, accurate size analysis must include escape routing, total routing, packing density, and panelization details. Without considering all of these factors, designers will miss opportunities to save money with embedded passives.

The only way to resolve this timing dilemma is to carefully and accurately analyze the specific design against the specific manufacturing target for that design.



Size and Cost Modeling for Embedded Passives

Chet A. Palesko
Leonard B. Roach

Answer Systems North America


chetp@answer-systems.com

Agenda




- Introduction
- Embedded Passives Cost Drivers
 - Substrate
 - Assembly
 - Board Size
- *SavanSys*TM Activity Based Cost Modeling Overview
- Example Tradeoff Analysis
- Future Trends / Conclusions

The Supply Chain & Cost vs. Price



- **Cost** is made up of quantitative drivers, **price** is not
- However, your supplier's **price** is part of your **cost**

Why the Decision to Embed or Not is so Difficult



- Tradeoff spans design, board fabrication, and board assembly
 - Design cost is higher
 - Board costs may be higher or lower depending on the size difference
 - Assembly cost is lower
- Costs vary greatly across the industry
 - Driven by large variations in pricing
 - For example, cost per discrete placement may range from ½ cent to 5 cents per device
- Cost data is confidential
 - Little sharing across the industry
- Dynamic nature of costs involved
 - Costs for both embedded and discrete passives change frequently

Embedded Passives Cost Drivers – Substrates



- Higher Substrate Fabrication Costs
 - Higher material costs per layer pair
 - *Varies per layer pair per panel and per device*
 - Additional processing steps per layer pair
 - *Varies per layer pair per panel (occasionally with a small per device component)*
 - *Capital equipment investment adds a volume dependency*
 - Laser trimming per resistor
 - *Varies per layer pair and per device*
 - *Capital equipment investment adds a volume dependency*
 - More inner layer pairs
 - *Varies in discrete steps based on number of devices*

Embedded Passives Cost Drivers – Assembly



- Lower component and assembly costs
 - Component cost and yield of replaced discrete passives
 - *Varies per device replaced*
 - Assembly cost and yield of replaced discrete passives
 - *Varies per device replaced*

Embedded Passives Cost Drivers – Board area and layers



➤ Board Area Drivers

- Surface area required to place, assemble, and route to each component
- Product level size constraints
- Electrical and thermal constraints


➤ Board layer count drivers

- Routing required to connect all components
- Escape routing for BGAs and PGAs
- Electrical constraints

Board size is difficult to estimate and therefore often ignored for the embedded vs. discrete decision. However, size is often the dominant cost driver !

SavanSys Technology Overview

- SavanSys is a design and manufacturing technology tradeoff environment based on activity based cost models



- SavanSys was enhanced to support embedded passives as part of the Advanced Embedded Passives Technology project

SavanSys Manufacturing Cost Modeling

SavanSys
May 23 2003 SavanSys-1.6.b.1.NT Answer Systems, Inc.

PARTITION: system

Design Substrate Process Flow

Create New Step Disable Step

Show Step Enable Step

Copy Step

Delete Step

Delete All Steps Compute

Load Process Flow Define Groups

Save Process Flow Export Process Details

Apply Previous Continue Reset Help

CURRENT PROCESS FLOW

1. Insert Laminate Cost
2. Copper in Laminate - side A
3. Copper in Laminate - side B
4. Clean Laminate
5. Post Clean Rinse
6. Apply Resist to Laminate-side A
7. Apply Resist to Laminate-side B
8. Punch Tooling Holes
9. Insert Artwork-side A
10. Insert Artwork-side B
11. Artwork Registration
12. Board Clean (Tacky roll)
13. Exposure Maintenance
14. Expose both sides
15. Mylar Removal - side A
16. Mylar Removal - side B

SubstrateProcess Step

Step Name: Apply Resist to Laminate-side A

Step Type:

- ☒ Processing
- ☐ Test
- ☐ Rework
- ☐ Insert first cost/yield

Always apply step:

- ☒ apply_Always
- ☐ apply_Material

Apply if specific materials are present:

Type of Material Treatment:

- ☐ No Material Manipulation
- ☐ Cost Only
- ☐ Consumables Only
- ☒ Material Addition Lamination
- ☐ Material Subtraction Clean (Closed S)

Material Addition Details

Material Subtraction Details

Consumable Materials:

Closed System Details:

Plasma Details:

Processing MicroStep

Apply Resist to Laminate-side A

Process Time (min.): 0.7200

Process Time Units: Per_Panel

Labor Rate Choice: Labor Rate 1

Operator Utilization (fraction): 1.00

Defect Density (defects/sq cm): 0

Energy Rate (W): 0.0000

Material (laminated): Riston-1.5

Tooling Cost (\$): 0.0000

Tooling Cost Units:

Equipment Cost (\$/machine): 30000.00

Equipment Capacity: 1

Equip. Utilization (frac. used): 1.00

Max. Utilization (frac. up time): 1.00

Learning Curve? No Learning Curve

Learning Rate (fraction typ. 0.8-1): 0.0000

Learning Duration (# learning applies): 0

Customize Factory Metrics

Burden: 0.0000

Labor Rate (\$/hour): 0.0000

Lot Size: 0

Depreciation Base (yrs.): 5.00

Shifts: Global Default

Panels per Stack: 0


Help Cancel OK

Size and Cost Tradeoff Methodology



- 1) Determine minimum board size and layer count using discrete passives
- 2) Determine total cost of discrete design
- 3) Embed selected devices
- 4) Determine the minimum board size and layer count with embedded passives
- 5) Determine the total cost of embedded design
- 6) Repeat steps 3 through 5 until cost is minimized

1. Determine Minimum Board Size w/ Discretes



SavanSys
Jul 27 2003 SavanSys-1.6.b.2.NT Answer Systems, Inc.

PARTITION: board1

Partition Size and Routing Estimation

Partition Size:		Partition Routing:	
Area	93.6 sq in	Routing resources used	17.34 Percent
Packaging density	44.59 Percent	Capacity available	445.8 in/sq in
Displacement volume	cubic in	Required capacity	154.6 in/sq in
Box volume	367.7 cubic in	Partition Escape Routing:	
Maximum thickness	3928 mils	Min. number of bonding/wiring layers needed:	6 to 7
Weight	87.43 g	Limiting component:	BGA680@PGWI
Connections	109.6 1/sq in	See Edit->Properties->Partition->Wiring Details... (continue once) or the layer stack-up details for the computed lines between pads or vias	

Size Details

Apply Previous Continue Reset Help

Continue
Flip to the next card

Size and maximum density for this design

Excess routing available

Can not reduce the layer count

2. Determine total cost of discrete option

SavanSys
Jul 27 2003 SavanSys-1.6.b.2.NT Answer Systems, Inc.

PARTITION: board1

Partition Cost Estimates

Recurring Costs:		Allocated Nonrecurring Costs:	
Assembly	17.631 \$	<input type="checkbox"/> Assembly Tooling	10 \$
Substrate	70.63 \$	<input type="checkbox"/> Assembly Equip.	9.6807 \$
Components	228.77 \$	<input type="checkbox"/> Substrate Tooling	1.734 \$
Handling	0 \$	<input type="checkbox"/>	
Rework	-61.092 \$	<input type="checkbox"/>	
Test	92.787 \$	<input type="checkbox"/>	

First Pass Totals/Partition:		Totals/Partition:	
Total Cost	317.6 \$	<input type="checkbox"/> Total Cost	347.39 \$
Yield	0.7750466 Fraction	Yield	0.97375424 Fraction
Time	335.172 min	Time	358.212 min

Learning Curve Cost Details Show Process Details

Apply Previous Continue Reset Help

First pass yield is low

Total Cost

3. Embed the Selected Devices

discretes of board1

File Visible Plot

Discrete Name	Count: Top	Count: Bottom	Cost(\$)	Discrete?	SCP mount	Length (mils)	Width (mils)
WP-L48B	2	0	0.005	Capacitor	Surface Mount - Solder	181	295
WP-L11,150PF	6	0	0.005	Capacitor	Surface Mount - Solder	60	80
WP-L43B	8	0	0.005	Capacitor	Surface Mount - Solder	118	146
WP-L110B	2	0	0.005	Capacitor	Surface Mount - Solder	181	295
GC102KAT	4	0	0.005	Capacitor	Surface Mount - Solder	110	125
WP-L70,270PF	2	0	0.005	Capacitor	Surface Mount - Solder	40	60
WP-L106B	2	0	0.005	Capacitor	Surface Mount - Solder	118	146
WP-L70,22PF	1	0	0.005	Capacitor	Surface Mount - Solder	40	60
WP-L63,51PF	1	0	0.005	Capacitor	Surface Mount - Solder	40	60
WP-L56B	2	0	0.005	Capacitor	Surface Mount - Solder	118	146
WP-L17,0.47UF	3	0	0.005	Capacitor	Surface Mount - Solder	135	180
GRM-106K10	9	0	0.005	Capacitor	Surface Mount - Solder	110	125
T510AS	6	0	0.005	Capacitor	Surface Mount - Solder	181	299
WP-L70,220PF	3	0	0.005	Capacitor	Surface Mount - Solder	40	60
STPS340S	2	0	0.005	Diode	Surface Mount - Solder	256.3	291.7
MURS320T3	2	0	0.005	Diode	Surface Mount - Solder	256.3	291.7
MBRS130LT3	1	0	0.005	Diode	Surface Mount - Solder	165	191
2301-013	6	0	0.005	Diode	Surface Mount - Solder	170	240
2001-013	1	0	0.005	Diode	Surface Mount - Solder	170	240
591-2401-013	1	0	0.005	Diode	Surface Mount - Solder	170	240
HSMG-smdio0021	6	0	0.005	Diode	Surface Mount - Solder	118	146
MMSF52HD	2	0	0.5	Discrete Transistor	Surface Mount - Solder	177	209
MMDF01HD	4	0	0.5	Discrete Transistor	Surface Mount - Solder	177	209
TP	12	0		Test Pad	Not Used	2	2
AV-01168	1	0		Connector	Through Hole	6,999.004	960.601
767-2@2	3	0		Connector	Surface Mount - Solder	275	1,000.001
1160-1	1	0		Connector	Surface Mount - Solder	615	680
TSM-01-S-DV	2	0		Connector	Surface Mount - Solder	200	800
TSM-01-L-DV-M	1	0		Connector	Surface Mount - Solder	210	410
TSM-01-S-DV@1	1	0		Connector	Surface Mount - Solder	200	800
BLM450S	2	0	0.005	Inductor	Surface Mount - Solder	75	190
DO3-472	3	0		Inductor	Surface Mount - Solder	370	510
S558-T7@1	1	0		Inductor	Surface Mount - Solder	285	500
EMB-WP-L1,220	223	0	0.005	Embedded Resistor		100	100
EMB-WP-L1,1K	385	0	0.005	Embedded Resistor		100	100
EMB-WP-L1,200	105	0	0.005	Embedded Resistor		100	100
EMB-WP-L76,1000PF	132	0	0.005	Embedded Capacitor		100	100
EMB-WP-1L62,0.01UF	93	0	0.005	Embedded Capacitor		1,000	100
EMB-WP-2L62,0.1UF	316	0	0.005	Embedded Capacitor		1,000	1,000

Refresh Save Revert to Last Update

4. Determine Minimum Board Size w/ Embedded

SavanSys
Jul 27 2003 SavanSys-1.6.b.2.NT Answer Systems, Inc.

PARTITION: board1

Partition Size and Routing Estimation

Partition Size:		Partition Routing:	
Area	86.9 sq in	Routing resources used	27.79 Percent
Packaging density	44.57 Percent	Capacity available	288.7 in/sq in
Displacement volume	cubic in	Required capacity	160.5 in/sq in
Box volume	340.5 cubic in	Partition Escape Routing:	
Maximum thickness	3918 mils	Min. number of bonding/wiring	
Weight	54.11 g	layers needed: 6 to 7	
Connections	118.1 1/sq in	Limiting component: BGA680@PGWI	
		See Edit->Properties->Partition->Wiring Details... (continue once) or the layer stack-up details for the computed lines between pads or vias	

Size Details

Apply Previous Continue Reset Help

Size goes down while
density stays the same

Routing resources go
up, but still plenty of
room

5. Determine total cost of embedded option

SavanSys
Jul 27 2003 SavanSys-1.6.b.2.NT Answer Systems, Inc.

PARTITION: board1

Partition Cost Estimates

Recurring Costs:		Allocated Nonrecurring Costs:	
Assembly	17.052 \$	Assembly Tooling	10 \$
Substrate	17.466 \$	Assembly Equip.	8.5628 \$
Components	222.5 \$	Substrate Tooling	0.72168 \$
Handling	0 \$		
Rework	-22.347 \$		
Test	46.86 \$		

First Pass Totals/Partition:

Total Cost	256.47 \$	Total Cost	279.87 \$
Yield	0.8896858 Fraction	Yield	0.98446142 Fraction
Time	279.804 min	Time	302.844 min

Learning Curve Cost Details Show Process Details

Apply Previous Continue Reset Help

First pass yield is higher with 1200 fewer discretes

Total Cost is lower mainly as a result of smaller size

Tradeoff Results

	Baseline	Embedded - No Size Reduction	Embedded with Size Reduction
Board Size	93.6 sq. in.	93.6 sq. in.	86.9 sq. in.
Layer Count	6	6 (2 embedded)	6 (2 embedded)
Number Up	2	2	4
Packaging Density	44.59%	41.38%	44.57%
Routing Utilization	17.34%	26.62%	27.79%
First Pass Yield	77%	88%	88%
Assembly Cost	\$47.99	\$40.09	\$40.09
Component Cost	\$228.77	\$222.50	\$222.50
Substrate Cost	\$88.54	\$103.28	\$60.91
TOTAL COST	\$365.30	\$365.87	\$323.50

Key Observations



- You must consider panelization, not just board size changes.
 - Particularly important for large boards
- A significant portion of the assembly cost difference results from the yield difference.
 - This will vary across different EMS providers
 - The yield problem gets very bad with 0201 devices
- Other tradeoffs to consider for this design
 - Try to shrink the discrete version just a little to get 4 up on the panel.
 - Try to get everything on one side with the embedded version.


Designs Suitable for Embedded Passives



- Designs with a significant percentage of passives compared to active components
 - Good chance for a size/cost reduction
 - Relative embeddable passives vs. actives is a critical factor
- High performance designs
 - Electrical characteristics of embedded devices and the interconnect to get to them is strong
- Size constrained designs
 - May be able to add more functionality in the same space
- Designs which have excess routing capacity
 - Embedding passives without adding a layer pair reduces extra cost
 - Designs containing high pin count BGAs are candidates

Future Trends

- As the end product size shrinks, the cost of embedded passives goes down and the cost of using discrete passives goes up.
 - Smaller designs result in more embedded devices per panel
 - Smaller designs result in mechanical assembly challenges



- High level models are good to decide whether to consider embedding or not, but to know the real cost difference, you must do a design specific thorough analysis including design size
 - High level models will often give the wrong answer
 - The economics vary drastically based on:
 - *Your fabrication cost, not some industry average*
 - *Your assembly cost, not some industry average*
 - *Your component costs*
 - *The specific characteristics of the target design*
- It is not a matter of “if” embedded passives will cost less, it is matter of “when” they will cost less for you