<u>Design Technology</u> <u>What Does the Roadmap</u> <u>Say?</u>







IPC STANDARDS MAP (cont.)



How Does the Standards Process Work?

- Task groups develop drafts of new standards and resolve comments at IPC meetings
- Participants represent their company
- Four stages to get comments from industry
 - Project Submission TAEC approves form
 - Working Draft gets project started
 - Proposal -solicits comments from industry
 - Interim Final resolves comments for balloting



Hierarchy of IPC Design Standards (2220 Series)



IPC-2227 In Progress for Embedded Components

Applicable IPC Standards

- -SM-782; Land Pattern Considerations
- -7095; BGA Process Implementation
- -2315; HDI & Microvia Design Guide
- -SM-785; SMT Reliability Testing
- -D-279; Design for SMT Reliability
- J-STD-001; Soldering Requirements
- -A-610; Assembly Acceptability
- -6010; Printed Board Series
- J-STD-004/005; Solder Flux/Paste
- -2316; Embedded Component Design Guide





IPC-6017 Planned for Embedded Components



ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES



Definition

Discrete Passive Component

This is a single passive element in its own leaded or surface mount technology (SMT) package. An example would be a single resistor, capacitor, or inductor.

Embedded Passive Component(Device)

A passive component that is formed or otherwise inserted inside the primary interconnect substrate as opposed to being on the surface.



Definition

Integrated Passive Component

This is a general term for multiple passive components that share a substrate and packaging. They may be housed inside the layers of the primary interconnect substrate, which would give them the sub-designation of an "embedded passive component", or they may be on the surface of a separate substrate that is then placed in an enclosure and surface mounted on the primary interconnect substrate, in which case they would be called "passive arrays" or "passive networks" CONFORMTONEM



Definitions

Passive Array

Multiple passive components of like function are formed on the surface of a separate substrate and packaged in a single SMT case. This case is then mounted on the primary interconnect substrate of the system. CONFORMTONEM Examples include an array of capacitors or an array of

resistors

Passive Networks

Multiple passive components of more than one function are formed on the surface of a separate substrate and packaged in a single SMT case. This case is then mounted on the primary interconnect substrate of the system.



New Definition Proposal

Inserted type Embedded Component
A component that is inserted between the layers of the primary interconnect substrate as opposed to being on the surface. Before inserted in the substrate, it can work as an independent component. Furthermore it should have terminals which can connect with the layers of the substrate.

Formed type Embedded Component A component that is formed inside the primary interconnect substrate as opposed to being on the surface. It is made of some low materials at the same time of the substrate manufacturing.



New Definition Proposal

Embedded Active Component(Device) An active device that is inserted between the layers of the primary interconnect substrate. It should have terminals which can connect with the layers of the substrate. It does not include a bare die in the current plastic IC package, that is housed inside the encapsulant.

[__] with Embedded Components

This is a term for the entire body of product that has the embedded passive and/or active components. The head word, [__], requires the word that shows the type of products, e.g. substrate, module, package, or PWB.

Typical Example of Module with Embedded Components

Module with Embedded Components



Minimum IPC Standards Tool Kit

Design 2221 Generic 2222 Rigid 2223 Flex 2224 PCMCIA 2225 MCM-L	Performance 6011 Generic 6012 Rigid		Minin	num	n Tool Kit			
2226 HDI 2227 Discrete wiring	6013 Flex 6014 PCMCIA 6015 MCM-L 6016 HDI 6017 Discrete wiring	Com 7071 7072 7073 7074 7075	ponent Mounting Generic Through-hole Standard SMT Fine pitch Array product	Attachment J-STD-001 Soldering requirements				
Materials SM-840 Solder mask FD-2231 Flex material FD-2232 Coated material MF-150 Copper foil CF-148 Coated copper foil		7076 7077 7078	Chip scale Chip wire bonding Flip chip	J-STD-002 Solderability testing of pa J-STD-003 Solderability of boards J-STD-004 Solder Flux J-STD-005 Solder paste J-STD-006 Solid solder				
CC-830 Conformal coating SM-817 Adhesive 4101 Rigid materials 4104 HDI materials	Workmanship A-600 Printed board A-610 Printed board asse R-700 Modification and	embly repair	Quality Assessment TM-650 Test methods SPC 9190 9191 Generic 9192 Base materials 9193Board 9194 Assembly					

Global Workmanship Standards



ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES

Technology Map

	<u>)</u> 771	I⊧(E)	編集Œ)	表示(火)	挿入①	書式(①)	ツール(<u>エ</u>) デ	ት አመት ሳላን	Ւ°ウ(<u>₩</u>) ^⊮フ	°ഡ <mark>්</mark>	A 般	20			_ 8 ×
	×		5	D	E		5	H I			В	L	N	Þ	0
z						Technolo	gy Map f	or TC91 S	Shopping Li	st					<u> </u>
3													ED-L I ech	nicul Scanda	editation Convertises on Surf
2	~						Selds the					kan-3al	Past Page		
Ę.	I as bables	۹	I krongh krain	Para	1	3 Samk and	netaca Monar 3. Incre: Parka	alda dag	Ebas 7 birbas		اللحد أعمار د ما	Gendactive	Andase reple	Haral/	3D dimes
2	Hereite		Telds day	G-R	919		CSP Manual Add	Bara Gale	Dessity Solds the	Aller and Solds in	General	Adhashta Mashusa daasilas	Film	Ner 1	Alizzania Z Costionada
	De	ci ga				Pattern	Land Parts 1		Arran AGara Libuay AGara Libuay AGara Libuay AGaragan Agara	Alicente Ali		on the address m*acs (Line/Space)	devenies in As Inburges In Ass (Line,/ Space)		na uharad oo Podiace Z daac Roadhaga Saachad Sankondacao Dachaga (1300/130) Dhigi Lasar Dillad Mir In Si Yahao
	∎ate & T Evalua	rials beir rtions	603 (131) (1317) (1770) Geles - Pails J I. 7	605 136-113 (14 705). 3605 - Pala 76,7	ECA (138" 113 IV (4 IV COL Delas - Pala Slav	Munda #8	Murala MB	Y Crucy Main ad Yorka sarautar Main ad Y Cury, Main ad Disport Deservar 1 a 7000 8281 Y Cruc Ad 1 a 7000 8281	4fina: hiashad Solda: Ponda: Pantola #Scanda tradon	el arc Mathod eScanda tration el Solda (/ Film)		4Conductive Plane Z. kli Couding Method	eConductive Mars fair Silver Hickel Cold Hersimoured Electron	*Cold-Cold	
17	Sold Pro- & Equ	ering Jess ipment		RCS1120-1 RCS1120101/11/0020		4Racoghilion of Ball pareinal in Pick Z Place Machine		Witabonding #Conductive Mass tals #C4: Concolled Collapse Chip Connection	40,2949 Spacing bervaan Partii haad More Accuraad Pick Z. Picco Michine Z. Prince 40,200 Library: Operation Environment (Claushyman)	Allahov Lampa usua P offa./Extense tona (Lamp, Thea) All dep, Thea) Allack, Signatra) Allack, Signatra) Allack, Signatra) Allack, Signatra)		eSupply histodick Insecondedon Energy Config with Usuabler up or Electorugradic wave anergy	AComposited bonding Mathod (Ultrationic acc) A) ha weecomposite n	4-ana withteaconi c 4-ana haadhg	
13	Eval-ani	Estadar Al Seldara d	ECA (13177). ECA (137). ECA (1375). ISTA (13773). ECA (13173). ECA (13174).	ECS1191-2 ECS1192 ECS1193-% (91/119/CS) Witnel care	ECS1191-2 ECS1192 ECS1192-5: (91/11WCD) #Virmal same	AVIand care AGualey	49 luud saar	av) luusi raar	Misturing Nathoda a ve anili applicable T	Misturing Markoda ana adii appikabia T	47 (1111) CALE	49 Lunei cent	471uusi teut	49 (mm) Calif	49)luud taut
14	Selde -e d Bes-d	ر کا خ دالہ ا	el argenative Cycle	Al ange unite Cycle	Al ange uanne Cycle	s i = reor ai,∕risi,∕4e ≜i anpelusire Cycla	ar./161./49 Al ange unne Cycle	Al ange uare Cycle	Al ampa can le Cycla	"Cara ul Ralability I auto	el angelar une Cycle	Al ampananse Cycla	Heigh Lamp.∕ Figh Funday Aging ALampanasina Caola	Al ange uz une Cycle	Al ampa uno e Cycla
15		l aux Machad (ausat-1	49 onding 15 wingth	Mondag Lewigth	Allonding Lowingth	- Decreey, Door to - Cleaters of test - Decreey strength	Allonding sewingth	48 onding strangth	Herp overene of 1 ess Nethod Hionding scrength	49 and Dadk and 1 am Nachoda T	49 onding 12 wingth	48 onding sewingth	Allonding sewingth	40 onding 12 wingth	40 onding 12 weigh
31	Requir s for Devi Bo	ement Part, ce & ard		ECE/URA2 (123) SYCOV ECENTE-2-X ECENTE-2-X ECENTE/COE MARTIN SAND: You Accurate Nody I: navehal deventer/pac deventer/pac		 Last+ var to Ball Coplana ity of Coplana ity of Lawenal on Cologit Varapage, Ball Blood Scongth Varapage, Ball Blood Scongth Varapage, Ball Bood Configuration of BCAL Configuration of BCAL Face Durability 	- Clo Waston of Regularment - Mary Package Custonal Only Chip, Chip Z. Package I o Head Stands tration - Shape/ Diversion/Pack Boreance/Cost - Packetby - Pack Du ubity	AGuality of Bare Chip What IL & KGD 7 Afsibilities arthodic P traing Capacito (2 Radiato)	 Apile action of Spreaday Paraullopits parts Disarction Control Elevandon Control Elevandon of Calif- Vingue Land Finar Pitched Land Finar Pitched Land Finar Pitched Land Contamination 	- Nates dali Z. Shape of Landar, Chartondan - Joan Durubility - Laur Mathod	Sochae (7)	Handre I. Anachevic Pathod of pati Historica Patholic I. Popaty (ogath/ho-gath)	4P opany of Board Adhaciya Niza Git		Staturus avecada P erc Capacito I: Raiston How accurate distances constance // substatus Houstation impowame Houstation impowame Houstation provident Houstation avecade Houstation avecade Statistics avails - chips for aandwitched areactive
IT	Pack Sto	ing & rage		E 13783 E 2014 ann E 1383 E 3167 E 1387 E 3167 E 1387 E 3168 ann E 1397 E 317 Ann ann E 1397 E 317 E 3187 E 1497 E 3187 E	BCS1150-2 1 urupo e Z 3euge	20121-2-21 united 20121-2-51 united 20151-2-51 u	l uyr Shipping Loyin :	45hipping 1944 : 1 wy, Galpack 80721-9-21 wrapow 8081789-2 1 wrapow 8081789-2 1 wrapow 8081789-2 1 wrapow 8081789-2 1 wrapow	eshipping uyle BCSI 189-2 i unupore Z. Scuge	z Scrafe 2020-120-5 i rauto-e 22460-120-5 i rauto-e	ECSI ISO- 2 1 unapore 2. Scuga	ECSINO-2 i unapor I Scuga	ECS100-2 unipoe I Scupe	ECSI ISO- 2 1 unapore 2. Scuga	BCSI 199-21 unipor Z Sciega
16	Minec		-Rona W Ropan -Pidart	-Rona di Report -Pulant	-Rona W Report -Fidar L	-Rona di Rapan -Fidari	-Rona di Ropan. -Pidark	-Rona W Ropan -Palart	-Rona W Ropan -Pidart	-Rona WiRapan -Palart	-Rona WRa pan -Rabert	-Rona WiRapan -Palart	-Rona di Ropan -Pidark	-Rona WRa pan -Palart	-Rona William -Ridark
19 20		note#1:Viuu	el i eus .Gimenul	onal Lass. Charles I Lass		Electrical Lass.Environ	evenced 1 exc								Philippin by K
			11 E		10 /										
	I → M Sheetl / Sheetl														

(Source: Japan National Committee proposal at IEC TC91 Kyoto meeting in October 1999)

Zoom-Up of Map

	ファイル(Ⴒ) 編算	集(E) 表示(⊻) 挿入(1) 書式	∜(Ω) "⊢⊮(Τ) ም՝∽⊅(Ω) י	አን⊦°¢(₩) ^⊮ን°(₩)	A 般 😹 🥪		_ 8 ×			
	A	В	С	D	E	F	G				
6	Teo	chnology		Soldering							
7 Through			Through	Surface Mount Solde							
8	Requireme	nts	Hole	Parts		Semicon	ductor Device				
9			Soldering	C-R	QFP	BGA	CSP	Ba			
				IEQ81188-5	IEQ81188-5	*Recommended Land	*Recommended Land				
						Pattern	Pattern				
		:									
	Des	ign									
10											
			IEC61190-	IEC61190-1(91/141/CD)	IEC61190-	*Underfill	*Underfill	* Encap N			
			1(91/141/CD);	Solder Paste,Flux	1(91/141/CD);			*interco			
	Mate	rials	Solder Paste,Flux		Solder Paste,Flux			* Bump: f			
	8 т 8	heir						/ Limens			
	E	-+:						*Underfi			
	Evalua	ations						U-STD-			
11											
				IEC61760-1		*Recoginition of Ball		*Wirebon			
				IEC61761(91/119/CD)		terminal in Pick &		*Conduct			
	Solde	ering				Place machine		*C4: Cor			
	Proc	-						Collapse			
								Connecti			
	& Equi	pment									
12											
12			IEC61191-2:	IEC61191-2	IEC61191-2	*Visual test	*Visual test	*Visual t			
		Extorior	IEC61192:	IEC61192	IEC61192	*Quality					
		LXCerior	IEC61193-5:	IEC61193-5:	IEC61193-5:						
		88 88	191/119/CD	(91/119/CD)	(91/119/CD)						
13	Evaluati	Soldered	IEC6191-4	*Visual test	*Visual test						
	on of		*Temperature	*Temperature Cycle	*Temperature	ET-7407	91/161/NP	*Temper;			
	Coldored N N Shoot	 +1 /Shee+2 /	Cush Sheets /			91/161/NP	I*Temperature Cycle				
			oneetoy								

(Source: Japan National Committee proposal at IEC TC91 Kyoto meeting in October 1999)



National Technology Roadmap for Electronic Interconnection

The mission of the roadmap is to:

- Guide manufacturing, process, material, equipment, and product research and development in order to establish and maintain leadership in electronic interconnection technology
- Integrate the development in the electronic industry with partners in academia and government
- Excel in the global market by implementing these developments and continuously improving customer satisfaction.



Focus of the IPC Roadmap

- Electronic interconnections include the processes for fabrication of the interconnection structure and materials plus the attachment mounting the assembly of electronic components.
- This National Technology Roadmap is intended to provide the vision, and direction for product development, process development and services required to satisfy the short term, near term and long term requirements for electronic interconnections

History of IPC Roadmapping

Base Element First National Technology Roadmap Survey Established IPC as a National Roadmapping entity

9 Business Segments

151 R&D Tasks

IPC

Identified Potential Showstoppers

- Lack of coordinated technology integration into manufacturing
- No single common set of needs between industry, government and academia
- Lack of process controls
- Poor customer/supplier relationships 4 year outlook Led to the creation of ITRI



1995

THE

1991



TECHNOLOGY ROADMAP The Future of the Electronic Interconnection Industry

EXECUTIVE OVERVIEW August MRG





TECHNOLOGY ROADMAP The Fature of the Electronic Interconnection Industry Executive Overneew



Base Element - Survey 10 Business Segments (EH&S) 162 R&D Tasks 4 Year Outlook Established ITRI Priorities



Base Element - OEM Input - 20 Emulators Nationally Integrated Added Chapters Ceramic Interconnections Backplanes Connectors Added State of the Art focus

History of IPC Roadmapping

PC THE NATIONAL TECHNOLOGY ROADMAP FOR ELECTRONIC INTERCONNECTIONS 2000/2001



Base Element - OEM Input -Nationally Integrated 11 Product Sectors Added Chapters Component Manufacturing Packaging Optoelectronic Reliability



2002 - 2003



National Roadmapping Linkages



IPC's Multi-dimensional Approach

MARKET SECTORS

Auto Computer Military **Telecommunications** Education/Retail Consumer Industrial Instrumentation **PERFORMANCE SECTORS** Harsh Environment Portables **High Performance** Low Cost, High Volume Cost & Performance Sensitive **TECHNOLOGY SECTORS**

> Commodity Leading Edge State of the Art

ELECTRONICS INDUSTRIES

Technology Planning is Multidimensional

Performance

Sectors



World Wide Benchmark

TECHNOLOGY BENCHMARKING WORLD WIDE COMPETITIVE ANALYSIS OF **ELECTRONICS INTERCONNECTIONS** ITS MATTRAL Design Tools Fermination Assement oSponsored By The Distingue so htencomactives TELEVISION 'Identification of the Technological Challenges and Future Requirements ava Pacaciana Research for Competing in a Global Electronic 1996 ELECTRONIC CARCUTS Interconnection Industry Market Place'

Roadmap for U.S. turns out to be the Benchmark for the World.

International acceptance represented by Asia and Europe.



Paradigm Shifts for 2003-2004 Roadmaps

- Technology Drivers
 Packaging High Frequency Optoelectronics
- Array Components
- Vias

Through hole and microvias

- Solder Connect Density(Joints/area)
- One layer of HDI, two layers max
- Discrete Component Technology
 Buried Integrals (Embedded Passives)
- Roadmap Validation (PCQR²)
- Backplanes

ELECTRONICS INDUSTRIES



- Improved Cooperation Focus on National Technology Needs
- Sustained Support Research, Development & Manufacturing

Organization of the 2002/2003 Roadmap



Introduction Situation Analysis Executive Summary OEM Requirements Roadmap Technology Verification

PC

Related Technologies

Design Technology Data Requirements and Transfer Supply Chain Management Cost Relationships

Technology Trends

Package Style/Physical Attributes Ground and Voltage Distribution Component Assurance Testing Optoelectronics Build-up Sequential Interconnections Connector Technology Packaging and Handling Reliability Expectations Purpose & The Overview

The NATIONAL

TECHNOLOGY ROADMAP for ELECTRONIC

INTERCONNECTIONS

2002 J 2003

Component Packaging

Organic Rigid Interconnections Organic Flexible Interconnections Ceramic Interconnecting Structures Optoelectronic Interconnections Assembly of Die and Passives

Product Board Characteristics

Organic Rigid Printed Boards Flexible Printed Boards Optoelctronics Structures Assembly of Product Boards

Additional Considerations



Product Emulators – 2002/2003

Product

- E-1 Electronic Games (portable)
- E-2 Consumer Products (Low Cost Under \$500)
- E-3 Hand-held/Wireless Electronics
- E-4 Mid Range Performance Electronics (Office Systems)
- E-5 High Performance Systems (Mainframe/Mass Storage)
- E-6 RF and Microwave Electronics (10 MHz)
- E-7 Harsh Environments/Aerospace
- E-8 Harsh Environments/Auto Electronics





The TECHNOLC



IPC International Technology Roadmap

2004 / 2005



Roadmap Globalization

ITRS – A truly global roadmap. TWGS in US, Asia, & Europe. Roadmap working meetings are held at international locations

JISSO – Japanese only

NEMI – Plan is to internationalize the emulators in next roadmap

IS

IPC – European and Japanese input since 1995, plan is to include additional input from China in 2004/2005.

WebEx conferencing will be used as a communications tool for some committee meetings.

Product Emulators – 2004/2005

Product

- E-1 Electronic Games (portable)
- E-2 Consumer Products (Low Cost Under \$500)
- E-3 Hand-held/Wireless Electronics
- E-4 Mid Range Performance Electronics (Office Systems)
- E-5 High Performance Systems (Mainframe/Mass Storage)
- E-6 RF and Microwave Electronics (10 MHz)
- E-7 Harsh Environments/Aerospace
- E-8 Harsh Environments/Auto Electronics





The TECHNOLC

Design Issues

COLUMN TWO IS

Technical Driver	Metric Measure	CURI 2002	RENT -2003	NEAR 2004 -	R TERM MID TERM 4 - 2005 2006 - 2007		FERM - 2007	LONG TERM 2008 - 2012	
Design Issues		RCG	SoA	RCG	SoA	RCG	SoA	RCG	SoA
On Chip Rise Time	Nanoseconds	1.8	0.8	1.4	0.6	1.2	0.5	1.0	0.4
On Chip Frequency	MHz	450	700	500	800	600	1000	1000	2000
Min. Device Voltage	Volts	3.0	2.0	2.5	1.8	1.8	1.5	1.0	1.0
Voltage Levels	Avg levels	5	3	4	2	4	2	2	2
Frequency (Chip to Bd)	MHz	150	350	180	450	200	500	500	750
Thermal Dissipation	Watts avg/max	8/75	5/35	8/100	5/80	10/120	6/80	10/150	10/100
EMC Susceptibility	mì//M	60	90	70	100	80	120	90	130
МТВБ	Hrs of operation	4000	20000	8000	30000	12000	40000	40000	40000
Operating Range	Min / Max °C	-10/40	-10/60	-10/40	-10/70	-10/40	-10/80	-10/80	-10/80
Max. Board Temp	°C	25	45	30	50	30	60	30	70
Interconnect factor	Max. / cm²	8.88	4.50	9.32	5.51	9.18	5.09	9.03	5.06
Attachment factor	Max. / cm²	25.20	42.00	35.73	59.72	56.00	84.00	62.00	91.00

ELECTRONICS INDUSTRIES

Printed Board Technology Issues

Technical Driver Metric Measure		CURRENT 2002-2003		NEAR TERM 2004 - 2005		MID TERM 2006 - 2007		LONG TERM 2008 - 2012	
Printed Board Technology Issues		RCG	SoA	RCG	SoA	RCG	SoA	RCG	SoA
Materials	Mat'l type code	FR4	ВТ Ероху	FR4	ВТ Ероху	СЕМ	Mod. FR4	СЕМ	MOD FR4
Board Size-Area	sq cm	600	500	550	450	500	400	525	400
Thickness- Cond. Area	Mm	2.0	1.5	1.75	1.2	1.5	1.0	1.5	0.8
Layer count	Avg. layers	12	6	10	4	8	4	6	4
Line width/ space	Min. internal m m	200/200	100/100	175/175	100/100	150/150	75/75	100/100	50/50
Min. hole Diathru Via	mm	350	300	300	250	250	200	200	175
Min. hole Diaburied/ blind	um	200	125	200	100	175	100	150	85
Min. microvia-buried/ blind	mm	125	100	125	100	100	75	90	70
Land diameter value (area cm sq.)	Add to Hole mm	400	250	350	250	300	200	275	185
Hole Qty - Mechanical	Avg./ board	8000 (10.)	5000	10000	6000	12000	8000	14000	10000
Hole Qty - Microvia	Avg./ board	3000	6000	4000	8000	6000	10000	8000	12000

Board Assembly Issues

Technical Driver	Metric Measure	CURI 2002	RENT -2003	NEAR TERM 2004 - 2005		MID TERM 2006 - 2007		LONG TERM 2008 - 2012	
Board Assy Technology Issues	RCG	SoA	RCG	SoA	RCG	SoA	RCG	SoA	
Leads/component	Avg. leads	12	20	15	25	20	30	25	40
Max. # leads/component	I/O count	308	480	480	520	520	640	800	1200
Solder joints primary side	# joints	9072	12600	11790	16125	16800	20160	16900	20240
Solder joints secondary side	# joints	6048	8400	7860	10750	11200	13440	11400	13560
# discretes	Total parts	1084	861	1087	839	1120	829	1140	852
Max. array components	Total parts	50	95	118	151	196	202	203	210
Max. peripheral components	Total parts	126	95	105	86	112	90	113	92
Electrical assembly	Туре	2X	2Y	2Y	2Y	2Y	2Z	2Y	2Z
Board & Assembly Purchasing Issues



Holes per square centimeter

Solder joints per square centimeter

Technical Driver	Metric Measure	CURI 2002-	RENT -2003	NEAR 2004 -	TERM - 2005	MID 1 2006 -	FERM - 2007	LONG 2008	TERM - 2012
PWB Purchasing Issues		RCG	SoA	RCG	SoA	RCG	SoA	RCG	SoA
Cost/ interconnect	\$ /cm²	0.03	0.05	0.04	0.06	0.04	0.07	0.04	0.06
Cost/ attachment	\$ /cm ²	0.003	0.004	0.004	0.004	0.004	0.005	0.004	0.005
Recyclable	Percent	20	15	30	25	30	25	100	100

ELECTRONICS INDUSTRIES

New Emulator Dialog

Narrative section

Types of product(s) and product selected in emulator System Impacts, Architecture, and Reliability Human interface description Wireless considerations MEMs considerations **Opto considerations** SIP considerations Multi media status Green Manufacturing Substrate description Special environment needs if appropriate Processor type and description if applicable Energy source and description Sockets and connector description

Other special considerations







IPC International Technology Roadmap <u>Electronic</u> <u>Interconnect</u> <u>Trends and</u> <u>Issues</u>

Volume 1



IPC International Technology Roadmap <u>Electronic</u> Interconnect <u>Related</u> <u>Drivers</u>

KOADMAP

Volume 2



Part C Component Packaging

Part D Product Board Substrates

Part E Product Board Assembly

Index



Part C Appendix Definitions and Acronyms Emulator analysis Index







Part C Component Packaging

Part D Product Board Substrates

Part E Product Board Assembly

Index

Roadmap Organizational Structure

Volume 2

Part A Purpose and Overview Part B Related Technologies **B1** Design Stds. Tools & Technologies **B2** Documentation and Electronic Data Transfer **B3 Supply Chain and Box Build Management B4 Cost Relationships B5** Environmental Health and Safety Part C Appendix **C1** Definitions and Acronyms C2 Emulator analysis C3 Index

Roadmap Verification

- Compare the current RCG and SoA rigid board manufacturing data presented in Section D to the IPC PCQR² Database
- Validate the technology roadmap data, comment on inconsistencies, and expand on the roadmap information to include additional attributes

IPC PCQR² Database

The TECHNOLOG

- Capabilities demonstrated by PCB manufacturers based on industry standard test vehicles
- Applications
 - Statistically benchmark board suppliers' capabilities
 - Perform intelligent sourcing
 - Select new suppliers
 - Ensure design for manufacturability

Establish realistic design rules

Database Components

The TECHNOLO

- Process Capability Data
 - Detailed data comparing each supplier's capability, quality, and reliability
- Industry Statistics
 - Statistical data on the industry's capability
- Analysis Reports
 - Detailed data on each supplier's process

PCQR² Design Library

Layer Count	Thickness	Technology	Design File
2	0.062	Medium	IPC-2-062-MB
2	0.062	High	IPC-2-062-HB
6	0.018	Medium	IPC-6-018-MB
6	0.018	High	IPC-6-018-HB
6	0.031	Medium	IPC-6-031-MB
6	0.031	High	IPC-6-031-HB
6	0.062	Medium	IPC-6-062-MB
6	0.062	High	IPC-6-062-HB
12	0.062	Medium	IPC-12-062-MB
12	0.062	High	IPC-12-062-HB
18	0.093	Medium	IPC-18-093-MB
18	0.093	High	IPC-18-093-HB
24	0.125	Medium	IPC-24-125-MB
24	0.125	High	IPC-24-125-HB
24	0.250	Medium	IPC-24-250-MB
24	0.250	High	IPC-24-250-HB



Layer Count	Through	1-Deep Blind	2-Deep Blind	3-Deep CDD	Via Core
2	Х				
6	Х	Х	Х		
12	Х	Х	Х		Х
18	Х	Х	Х	Х	Х
24 (0.125)	Х	Х	Х	Х	Х
24 (0.250)	Х				Х

Note: Only through vias are required to test and analyze panels.

Process Capability Panel



, () (

Test Modules



Conductor/Space



Drill Overshoot



Via



Soldermask Registration



Controlled Impedance

0

0

Database Elements

Test Module	Design Type	Capability Information	Quality Information
Conductor/Space	Outerlayer, 0.5-oz innerlayer, 1-oz innerlayer, and buried core	Conductor and space defect density	Conductor width and height uniformity
Via	Through, 1-deep blind, 2-deep blind, buried core, and controlled depth drill	Via defect density	Via net resistance coefficient of variation
Via (Reliability)	Through, 1-deep blind, 2-deep blind, buried core, and controlled depth drill	Yield loss	Percent change in resistance
Via Registration	Through, 1-deep blind, 2-deep blind, and controlled depth drill	Via probability of breakout	
Drill Overshoot	Controlled depth drill	Probability of overshoot	
Soldermask Registration	Outerlayer	Clearance yield	
Controlled Impedance	Single-ended and differential	Impedance uniformity	

Outerlayer Conductor and Space

Table A5-1. Outerlayer Conductor and Space Formation (1.5mm Board Thickness)

	CURRENT	2002-2003	PCQR ² DATABASE	
ATTRIBUTE	RCG	SoA	RCG	SoA
Conductor Size (µm)	150	60	150	75
Space Size (µm)	150	60	150	75
Conductor Width Tolerance (µm)	40	15	46	24

Table A5-2. Outerlayer Conductor and Space Formation (3.0mm Board Thickness)

ATTDIDIITE	CURRENT	2002-2003	PCQR ² DATABASE	
ATTRIBUTE	RCG	SoA	RCG	SoA
Conductor Size (µm)	-	-	100	75
Space Size (µm)	-	-	175	150
Conductor Width Tolerance (µm)	-	-	50	30

Innerlayer Conductor and Space

 Table A5-3.
 Innerlayer Conductor and Space Formation

ATTDIDUTE	CURRENT	2002-2003	PCQR ² DATABASE	
ATTRIBUTE	RCG	SoA	RCG	SoA
Conductor Size (µm)	125	50	75	50
Space Size (µm)	125	50	100	75
0.5-oz. Width Tolerance (µm)	35	10	36	16
1.0-oz. Width Tolerance (μm)	-	-	48	24

Through Via

 Table A5-4.
 Through Via Formation (1.5mm Board Thickness)

ATTDIDIITE	CURRENT	2002-2003	PCQR ² DATABASE	
ATTRIBUTE	RCG	SoA	RCG	SoA
Minimum Via Size (μm)	300	200	300	200
Annular Ring (μm)	-	-	200	100

Table A5-5. Through Via Formation (3.0mm Board Thickness)

ATTDIDUTE	CURRENT 2002-2003		PCQR ² DATABASE	
ATTRIDUTE	RCG	SoA	RCG	SoA
Minimum Via Size (µm)	-	-	300	250
Annular Ring (μm)	-	-	300	200

Blind Via

Table A5-6. PCQR² Database Blind Via Structures

Description	Formation Method	Interconnect
1-Deep Blind	Laser (typical)	1 to 2 and n to n-1
2-Deep Blind	Laser (typical)	1 to 3 and n to n-2
3-Deep Controlled Depth Drill	Mechanical	1 to 4

Table A5-7. 1-Deep Blind Via Formation (75mm Dielectric Thickness)

ATTRIBUTE	CURRENT	2002-2003	PCQR ² DATABASE	
	RCG	SoA	RCG	SoA
Minimum Via Size (µm)	-	75	150	75
Annular Ring (μm)	-	-	125	75

Blind Via Cont.

 Table A5-8.
 2-Deep Blind Via Formation (175mm Dielectric Thickness)

	CURRENT	2002-2003	PCQR ² DATABASE	
ATTRIBUTE	RCG	SoA	RCG	SoA
Minimum Via Size (µm)	-	-	250	175
Annular Ring (µm)	-	-	125	75

Table A5-9. 3-Deep Controlled Depth Drill Via Formation (300mm Dielectric Thickness)

ATTOIDUITE	CURRENT 2002-2003		PCQR ² DATABASE	
ATRIBUTE	RCG	SoA	RCG	SoA
Minimum Via Size (μm)	-	-	450	350
Annular Ring (μm)	-	-	200	100

Controlled Impedance Structures

С	onductor	Soldermask	Dielectric 1	Conduc	tor	
Dielectric 1			Dielectric 2			
Refe	erence Plane		Reference Plane			
(a) Surface Microstrip		(b) Embedded Microstrip				
Refer	ence Plane 1			Reference P	lane 1	
Dielectric 1	onductor		Dielectric 1 Condu	uctor 1	Conductor 2	
Dielectric 2			Dielectric 2			
Refer	ence Plane 2			Reference Plane 2		
(c)	(c) Stripline		(d) Ed	ge-Coupled Diff	erential Stripline	
		Reference	ce Plane 1			
	Dielectric	Dielectric 1 Conductor 1				
	Dielectric	2				
	Dielectric	Cond	luctor 2			
		Referen	ce Plane 2			

Controlled Impedance

Table A5-11. Controlled Impedance Formation (125mConductor)

ATTDIDIITE	CURRENT 2002-2003		PCQR ² DATABASE	
ATTRIBUTE	RCG	SoA	RCG	SoA
Surface Microstrip C _p	-	-	0.8	1.4
Embedded Microstrip C _p	-	-	1.3	2.4
Stripline C _p	-	-	1.3	1.8
Edge-Coupled Differential Stripline C _p	-	-	1.3	2.0
Broadside-Coupled Differential Stripline C _p	-	-	1.1	1.6

Assembly Methodology

<u>Technology Drivers</u> Packaging High Frequency Optoelectronics

Array Components

<u>Vias</u>

Through hole and microvias

Solder Connect Density(Joints/area)

Discrete Component Technology Buried Integrals (Embedded Passives)

Process Challenges

- Nothing ever goes away, e.g. the rumored death of thru hole has been greatly exaggerated. Component Intermix <u>will</u> increase!
- Array packages replace high I/O peripherals as the packages of choice: Manufacturability!
- Handheld printed boards decrease in size and thickness, increase in interconnection density. HDI is the alternative to layer count.

Assembly Challenges

- Bare die direct attachment to organic substrates will increase. (Less <2% of the advanced assembly)
- Process windows narrow: harder to inspect, test, and rework
 - Increased I/O counts peripheral and array packages may compliment each other
 - Process control is becoming embedded in assembly process equipment
 - New technologies require new and tighter tolerances
 - "Flatter" boards (low warp) for CSP and DCA component attach
 - Low CTE mismatch between component materials and board materials for CSP and DCA packages, e.g. DCA components that do

The Concept of Jisso ?

Total solution for Interconnecting, Assembling, Packaging, Mounting and Integrating system design.



Technology Big-bang into the 21st Century



Jisso Single-dimensional View



Jisso Multi-dimensional Standard



Typical Examples of Jisso Classification





Transmeta Crusoe "MDS-B1-C-3P-FC"





DIMM/SIMM "MDS-C2-L-1P-Le"



Flash+SRAM in Tessera Folded Stacked "MDS-B1-L-2F-Le"

The Evolving Process Environment

- Emphasis on process control not process alone.
 - Meet the line production rate
 - Data collection, mining, and analysis processes
 - Standardized data formats and tools
 - Line change over time
 - Control and accuracy in component kitting
 - Test and inspection of high mix, high density assemblies
 - DFX
 - Land patterns for reliable array attachment
 - Test access for high density designs
 - Materials compatibility and environmental issues up front in design process

The Evolving Process Environment

- Environmental pressures on the assembly processes will continue to increase
 - No scientific consensus
 - No legislative consensus
 - No economic consensus
- Globally implement strategy developments
- Continuous customer satisfaction improvement
- With contract manufacturing increasing:
 - Better DFX needed
 - Concurrent engineering skills at the interface between design and manufacturing needed
- Integrate R&D in the industry with academia and government

Consumables Challenges

• Environmental scrutiny:

- Halide free material compositions: flame retardant in PWBs?
- Lead Free: Higher temperature processing
- The use of non-tin/lead coatings will increase, e.g. Au/Ni/Cu, Pd/Cu and/or organic preservatives.
- Compatibility of components/boards with materials and consumables in flux, paste, surface finish, solder mask and cleaning.
- Embedded passives are a technology of interest but a small demand compared to the HDI and "bread and butter" boards.

Materials Challenges

- Environmental scrutiny:
 - Halide free material compositions
 - Lead Free: Higher temperatures
 - Lack of reliability data for lead free joint structure
- Finer features imply:
 - New solder pastes for fine printing
 - Ultra-low residue, no-clean pastes and fluxes and/or new cleaning technologies
 - Understanding of residue impact on high frequency circuits
- Underfill materials for high I/O low standoff arrays:
 - Re-workable
- Cover-coats for harsh environment:

Test Challenges

- Density. Density. Density.
- Mixed surface finishes that challenge ICT test probes
- Increased use of no clean with residues that make contact of test probes difficult
- Increased functionality of boards that demands a high level of ICT test access, e.g. 100%
- A multiplicity of products demanding a multiplicity of test fixture types
- Higher speeds of product operation
- Increased use of optical devices that are not testable by traditional electronic methods



- The need for in depth statistical analysis of data to trouble shoot products
- Advanced test modeling techniques at the design stage, i.e. early development of test vectors and programs for products
 - Determine optimum tradeoffs
 - Boundary scan testing built into the IC
 - Complexity of full nodal access of Incircuit test
- Thin boards
- DFT development for support of contract manufacturing (EMS)
Wither Printed Board Assembly?

- Manufacturing within the U.S. is seeing difficult times
- R&D for manufacturing within OEMs is at an all time low.
- The on-shore operations of EMS providers is experiencing recession difficulties also.
- Manufacturing test and assembly need better support from academia and government to meet the challenges of rapidly changing product technology.
- US industry must position itself without new assembly technology capability
- Design for a specific EMS provider to take full advantage of their equipment and process capability







Calculating Capacitance

CAD Capabilities (continued)

Printed Part Parameters

- 🗆 X

Ŧ

Print Resistor Generation with / without Trimming:



CAD Capabilities (continued)





Conclusions

- Design tools will continually improve
- DFM analysis skills are necessary part of the design responsibility
- Prototype to production will become a greater challenge
- Good designers will become scarce
- Needs for continual education are a must
- Diversification will help the designer to survive the industry changes