Lead-Free Product Transition: Impact on Printed Circuit Board Design and Material Selection

Gary Brist and Gary Long Intel Corporation Hillsboro, OR

Abstract

Electronic products are being stressed by increasing operating temperatures and higher assembly temperatures. Silicon and product power consumption are increasing as the silicon densities and signaling frequencies increase. And, the transition to lead-free solders is resulting in higher thermal excursions during assembly. Both of these conditions are impacting material selection during product design and are having an impact on product qualification, and influencing long term via reliability.

This paper details the results of an Intel investigation of printed circuit board materials, fabrication processes, and design variables and the resulting impact on board reliability after lead-free assembly. Results were baselined against standard tinlead assembly for purposes of comparison. Printed circuit board process and design variables examined included via size, layer count, board thickness, and laminate material. Also examined were the variation within an individual supplier and the variation across multiple suppliers using the same materials. The paper details the test board configurations used in the study, the lead-free and tin-lead assembly profiles to which the boards were subjected, and the test methods employed to collect the data. The test data highlights key trends in the reliability data as a function of changes in the variables tested.

Introduction

Global environmental legislation is dictating the transition from current Sn/Pb assembly processes to Pb-free components and assembly processes with many recycling and disposal statutes in place today to limit the use of lead in electronics. A major influence in the conversion from Sn/Pb to Pb-free processing is the European Union's Restriction on Hazardous Substances (RoHS) legislation that is due to take effect July 1, 2006. There are many component and assembly challenges that result in meeting the lead content requirements of the legislation and still have product that works reliably. The primary challenge with Pb-free assembly is the higher temperatures required to melt the alternative alloys (see Figure 1). The SnAgCu alloy family has a melting point 34C higher than standard Sn/Pb and a process temperature range that is at least 25C higher than standard Sn/Pb solder paste (see Figure 2). The impacts of a higher assembly temperature to the printed circuit board include both the components and board materials both of which must be qualified to ensure that the impact on their performance is manageable.



Figure 1 - Melting Temperatures and Reflow Process Temperatures for Solder Alloys

Reflow-Profile'



Figure 2 – Differences in Reflow Profiles for Sn/Pb and SnAgCu Alloys

Test Vehicle Descriptions

Data was collected from 3 different test board designs. The test boards were similar in that they utilized a common working panel of 18"X24" and contained test structures to quantify multiple aspects of the supplier's process capability and the board material's characteristics.

The first board was a 4 layer, 0.062" thick design focused mainly on supplier capability. The design was similar to the current IPC $PCQR^2$ 4 layer test board design, in that it used Conductor Analysis Technology (CAT) test modules for the majority of the panel's design, but also included a set of Interconnect Stress Test (IST) coupons to look at via reliability. All the test board via structures were through hole vias with sizes ranging from 10 mils to 35 mils as drilled.

The second test board was an 8 layer, 0.062" thick design that combined elements of a supplier capability board with a test board focused more on material capability. The design still contained all the standard IPC PCQR² CAT modules, but added a wide variety of electrical test structures to study the Dk, loss, impedance tolerance, and frequency response of the materials being used. The board design also included multiple sets of IST coupons to look at via reliability. Again, all the test board via structures were through hole, and the sizes ranged from 10 mils to 35 mils as drilled.

The final test board studied was a true material capability board. The design was modular, with 4 versions of layer count and thicknesses investigated for this test. The thinnest version was an 8 layer, 0.040" thick design. It incorporated multiple via structures (through hole, buried, and microvias) as part of its suite of IST coupons. A 0.062' and a 0.077" thick version of the same 8 layer design were also built. A 16 layer design was also built at a thickness of 0.093". In all builds the through hole vias ranged from 10 mils to 35 mils as drilled. All the buried vias were from layer 2 to layer n-1 and were 10 mils as drilled. And the microvias were from layers 1 to layer2 and from layer n to layer n-1. The suite of IST coupons contained both 4 mil and 5 mil diameter, as drilled, microvia test structures on all 4 versions.

The primary objective of all three test boards was to challenge the supplier's high volume capabilities in all aspects of the board fabrication process, and capture limits of both the supplier's capability and the material performance through the test results. All boards were instructed to be built to IPC class 2 copper thickness requirements for each of the via structures. Material selection and stack-up were varied by design, but were dictated to the suppliers for each build. Three lots of 10 panels each were built for each of the supplier builds tested. The three lots were instructed to be from different raw material lots and built at three distinct intervals through the factory to capture as much material and process variation as possible. A summary of the test board conditions is listed below in Table 1.

8		\$\$	Thickness	MaterialTg
Supplier	Layers	Material Type	(mils)	(in C) (TMA)
A	16	170 Tg FR4	0.093	158
В	4	FR4	0.062	144
В	8	FR4	0.062	130
В	8	FR4	0.062	135
В	8	FR4	0.062	139
В	8	FR4	0.077	145
С	8	FR4	0.062	125
С	8	FR4	0.062	123
С	8	FR4	0.04	129
C	8	FR4	0.077	138
С	8	170 Tg FR4	0.077	153
С	16	170 Tg FR4	0.093	151
D	4	FR4	0.062	146
D	8	FR4	0.062	139
D	8	170 Tg FR4	0.062	156
E	4	FR4	0.062	146
E	8	FR4	0.062	136
E	8	FR4	0.062	127
E	8	FR4	0.062	125
E	8	FR4	0.077	121
E	8	170 Tg FR4	0.077	156
E	16	170 Tg FR4	0.093	153
G	4	FR4	0.062	141
Н	8	FR4	0.062	124
Н	8	170 Tg FR4	0.062	152

Table 1 - Summary of Test Board Conditions

Assembly Conditions

The assembly test conditions were based on high volume consumer product processing. A 220C peak reflow temperature and 60 second time above liquidous (TAL) assembly profile was used as a SnPb baseline for the study. Two Pb-free reflow assembly conditions were used in the testing to simulate different Pb-free process conditions. The first Pb-free assembly reflow profile had a 240C peak reflow temperature and 90 second time above liquidous. The second Pb-free assembly reflow profile increased the peak reflow temperature to 260C and maintained the 90 second time above liquidous condition. Figures 3 and 4 show the 220C and 260C reflow profiles used in this study. Each board was subjected to 3 reflow processes, the top side of the board was alternated between each reflow. The choice of three passes through reflow was based on typical high volume assembly conditions for consumer type products. The three passes were not intended to simulate a worst case assembly condition that may arise on some products due to complexity and/or excessive rework.







Figure 4 – Pb-Free 260C Peak Reflow Temperature Profile

At least 2 boards from each of the 3 lots of 10 boards provided by the supplier were subjected to the three reflow conditions. All boards were examined after each reflow pass for signs of blistering or delamination. Two of the individual suppliermaterial builds exhibited blistering or delamination after the first reflow pass of the 260C profile. The blistering/delamination worsened on both builds with each subsequent reflow pass. Neither build exhibited delamination or blistering during the 220C reflow passes. Both of the builds which exhibited blistering or delamination were high Tg FR4 material. There were other builds using other high Tg FR4 materials which exhibited no blistering or delamination at any of the reflow conditions. Examples of the delamination/blistering condition are shown in Figure 5. After blistering and delamination was noticed, additional boards from the same builds were baked at 105C for 8 hours to remove moisture as a potential cause. Subsequent reflow passes using the 260C profile on the baked boards also resulted in blistering and delamination.



Figure 5 – Examples of Delamination/ Blistering of High Tg FR4 Build after 260C Peak Reflow Assembly Conditioning

Test Method

All IST daisy chain circuits were tested for continuity and initial resistance prior to assembly simulation. Any circuit which showed open prior to assembly was eliminated from further testing. Any circuit which passed the initial continuity check, but failed after assembly was considered to have 0 cycles as its failure level. The Interconnect Stress Testing (IST) method IPC-TM-650 2.6.26 was performed at the conditions listed below.

IPC-TM-650 2.6.26 parameters

Test Temp: 150°C Max. Resist. Change: 10% No. of Cycles: 500 cycles or failure whichever comes first Data Coll. Freq.: 10 cycles Cooling Ratio: 0.66 Acceptance Criteria: Minimum 150 cycle average and no coupons fail before 100 cycles

The principle of IST testing is to use the resistance of an interwoven circuit to heat the sample through an applied current and to convection cool the sample with forced air. The heating portion of the thermal cycle is fixed at 3 minutes, and the cooling segment is allowed to float based on the size and mass of the sample. A sampling of the failed IST coupons were microsectioned for failure mode identification. Multiple failure modes were discovered. The failures can be compiled into 3 categories: 1) Barrel fractures, 2) Knee fractures, and 3) Interconnect separation. Failures in the small via sizes (10, 12, 14, and 16 mil drill) were predominantly barrel fractures. The larger through holes (35 mil drill) exhibited a mixture of all three failure modes. The failure locations on the larger holes were predominantly towards the external layers of the coupon. The failure location on the smaller vias were predominantly towards the center layers of the coupon. Figure 6 shows examples of the failure modes seen on the samples.



Figure 6 – Examples of IST Test Failure Modes

Via Size Results

Data was collect across 5 different drill sizes for all the builds (10, 12, 14, 16, and 35 mils in diameter). Not all drill sizes were tested on each build, but all builds contained 10 mil drill data. The data within each supplier build was normalized to the average 10 mil drill performance at 260C reflow assembly process for the build with the average scaled to a 100 cycle to failure. This allowed pooling of multiple suppliers builds for cross comparison of data between different reflow conditions and via sizes. The results are charted in Figure 7 below.



Reflow:Drill Size

Means	and Std	Deviatio	ns			
Level	Number	Mean	Std Dev	Std Err Mean	Lower 95%	Upper 95%
220:10	314	144.971	79.001	4.458	136.20	153.74
220:12	43	173.622	63.500	9.684	154.08	193.16
220:14	142	217.105	112.374	9.430	198.46	235.75
220:16	60	279.399	151.963	19.618	240.14	318.66
220:35	99	458.041	259.657	26.096	406.25	509.83
240:10	204	109.655	54.253	3.798	102.17	117.14
240:12	42	149.620	52.976	8.174	133.11	166.13
240:14	42	175.862	69.144	10.669	154.32	197.41
240:16	60	238.675	112.281	14.495	209.67	267.68
240:35	53	374.308	178.480	24.516	325.11	423.50
260:10	255	100.001	40.364	2.528	95.02	104.98
260:12	40	139.180	54.380	8.598	121.79	156.57
260:14	134	185.436	92.164	7.962	169.69	201.18
260:16	30	226.052	88.749	16.203	192.91	259.19
260:35	90	316.615	205.574	21.669	273.56	359.67

Figure 7 – Normalized IST Performance by Reflow Peak Temperature and Via Size

The resulting data is consistent with expected results (via IST cycles to failure decrease as via size decreases, and the increased assembly temperatures reduce the via IST cycles to failure for the same size via). The average reduction, for all the drill sizes, in via IST cycles to failure between the standard 220C Sn/Pb assembly and the 260C Pb-free assembly was 23%. Table 2 contains a comparison of the average IST cycle performance of each drill size and reflow temperature conditions. The data summarized in Table 2 indicates that a shift to Pb-free assembly reflow profiles has approximately the same impact on via IST cycles to failure as dropping via size by 2mil.

	Reflow Temperature				
Drill Size	220	240	260	220-240 Delta	220-260 Delta
10	145	110	100	24%	31%
12	174	150	139	14%	20%
14	217	176	185	19%	15%
16	279	239	226	15%	19%
35	458	374	317	18%	31%
			Avg	18%	23%

Table 2 - Comparison of Cycle performance of Drill Size vs. Reflow Peak Temperature

Board Thickness Results

Four board thicknesses were tested as part of the investigation using the third test board design. An 8 layer version of the design was built at 0.040", 0.062", and 0.077" thickness. A 16 layer version of the design was built at 0.093" thickness. The data comparison for the board thickness parameter was limited to two suppliers which built at least three different thicknesses of the design. The results were normalized to 100 cycle average for the 0.077" thickness versions of each supplier's builds by drill size and material type at the 260C reflow temperature condition. The results are shown in Figure 8.



Figure 8 – Normalized IST Performance by Board Thickness and Reflow Temperature

Results of via IST cycles to failure by board thickness vs. reflow temperature follows modeled results in that the thinner boards resulted in higher IST cycles to failure. The percentage reduction in via IST cycles to failure when moving from the standard 220C Sn/Pb assembly to the 260C Pb-free assembly increased as board thickness increased. These results show that Pb-free assembly has a greater effect on thicker, higher aspect ratio board constructions. This data also indicates that the concern with via IST cycles to failure as a result of Pb-free assembly is reduced as the printed circuit board is made thinner. Table 3 contains the comparative analysis of the data.

	Reflow Temperature				
Board Thickness	220C	260C	220-260 Delta		
0.04	4930	4360	113%		
0.062	211	151	140%		
0.077	165	108	153%		
0.093	66	38	177%		

Table 3 – C	Comparison	of IST Cvcl	e Performance	of Board '	Thickness vs.	Reflow To	emperature
	oup at 10011		e i ei iei manee	or bour a	THICHNESS IN	ACCHIO!! A.	Juip of avai o

Material Results

Two types of glass reinforced epoxy materials (Standard FR4 with a Tg \sim 130C and High Tg FR4 with a Tg \sim 170C) were examined in this investigation. Across the different suppliers of test boards, multiple different laminate manufacturers' versions of each glass reinforced epoxy materials were utilized. The results were normalized to 100 cycle average for the High Tg FR4, 260C reflow condition by supplier, board thickness and via size where the same supplier built both materials at the same conditions. The normalized data is shown in Figure 9.



Figure 9 – Normalized IST Performance by Material and Reflow Temperature

The high Tg (170 Tg) FR4 material's average via IST cycles to failure performance was higher than the standard FR4 material's via IST cycles to failure for both the Sn/Pb and Pb-free assembly temperatures. This data shows that the decrease in the average via IST cycles to failure due to the increased assembly temperature was essentially the same for both the standard FR4 and high Tg FR4. At both the Sn/Pb and Pb-free assembly reflow temperatures, the high Tg FR4 material had approximately a 4x average via cycles to failure increase in performance compared to the standard Tg FR4 material. It is noted that while the difference in average IST cycles to failure performance was significant between standard FR4 and High Tg Fr4, the minimum IST cycles to failure were essentially equal at the 260C reflow temperature condition. Table 4 shows the deltas of the 2 materials vs. reflow temperature

	Reflow Temperature			
Material	220C	260C	220-260 Delta	
FR4	134	100	134%	
High Tg FR4	544	390	140%	
		Avg	137%	

 Table 4 – Comparison of IST Cycle Performance of Material vs. Reflow Temperature

Supplier Results

The analysis for the supplier-to-supplier comparison and analysis between supplier build lots were limited to the 0.062" thick standard FR4 builds. Six suppliers were analyzed with test board designs built with standard FR4. Four of these suppliers built multiple test board designs and build lots with the same standard FR4 material requirement. These results were normalized to 100 cycle average performance for the C1 supplier build at 260 C reflow condition by drill size. The data shown in Figure 10 is the cumulative IST performance data of multiple builds by supplier. Table 5 shows the difference between the average IST cycle performance of the cumulative builds vs. reflow temperature for each supplier.



Figure 10 – Normalized IST Performance by Cumulative Supplier Builds and Reflow Temperature

The greatest variation in IST cycle performance seen in this study comparing Sn/Pb and Pb-free assembly processing was the difference between suppliers and the difference between multiple builds at the same supplier. There was a wide range of differences in the average IST cycle performance by supplier vs. reflow temperature, as well as a large spread in the IST cycle performance within a supplier at a particular assembly reflow temperature.

	Л	Renow remperature				
Supplier	220C	260C	220-260 Delta			
В	303	268	113%			
С	531	276	192%			
D	507	350	145%			
E	352	280	126%			
G	163	139	118%			
Н	481	409	117%			
Max Delta between Suppliers @ 260C 295%						

 Table 5 – Comparison of IST Cycle Performance of Cumulative Supplier Builds vs Reflow Profile

Figure 11 shows the IST cycle performance by individual supplier build and reflow temperature. The average performance and the spread of the data varied greatly from build to build at the same supplier. This data shows that the lot-to-lot difference or supplier-to-supplier difference can overwhelm any performance shift due to via size, board thickness, or material. The large shifts indicate that printed circuit board fabricator controlled parameters will dominate and skew test results if not properly controlled. These parameters include: drilled hole quality, plating quality, plating thickness, and material quality (e.g. over-cured or under-cured). As these variables can have a significant effect on the via reliability, it is essential that proper large sample testing be performed across industry and build lots to assess impact of reflow temperatures on IST via cycles to failure performance. In this study, efforts were made to get consistent plating thickness on all samples by specifying IPC class 2 copper plating thickness, but the thickness was found to still vary as much as 30% from supplier-to-supplier and via size -to-via size.



Figure 11 - Normalized IST Performance by Individual Supplier Build and Reflow Temperature

Table 6 highlights the worst case deltas within suppliers and across suppliers for IST performance by reflow temperature. The max deltas are as high as or higher than most of the design impacts vs. assembly reflow process temperature change.

. . .

	Renow Temperature				
Supplier	220C	260C	220-260 Max Delta		
B1	322	277			
B2	295	293			
B3	285	201	160%		
C1	165	100			
C3	805	511	805%		
D2	247	265			
D3	766	505	289%		
E1	492	397			
E2	138	90			
E3	336	293	549%		
Max Delta	All Builds @	260C	571%		

Table 6 – Comparison	n of IST Cvcle Perform	nance by Individual Su	upplier Builds vs.	Reflow Temperature
				iterio (i i eniperatura e

The probability plot in Figure 12 illustrates again the supplier variation between multiple build lots. In Figure 12, the C3 build lot at the 260C assembly reflow condition showed higher cycles to failure results than the 220C assembly reflow condition of another build (C1) from the same supplier with the same material, board thickness, and via size. The implication of this variation is to reduce the overall probability that shifting to an alternative material to will improve the aggregate product performance in terms of IST via cycles to failure. Another implication is that monitoring and control of a printed circuit board's IST via cycles to failure performance is required on a continual basis to insure ongoing acceptability.



Figure 12 – Probability Plot of IST Cycle Performance of Supplier C Builds vs. Reflow Temperature

Summary

Drill size, material choice, and board thickness are all design variables that can have an impact on IST via cycles to failure test performance of the board. For a given supplier build lot, drill size and material choice have consistent IST via cycle performance differences between Sn/Pb assembly and Pb-free assembly. The IST via cycle to failure performance differences increase as board thickness increases when the assembly reflow temperature is increased. All these design influences can be significantly impacted by supplier variation if not controlled. The common solution to meet IST via cycles to failure criteria when moving to Pb-free assembly is to switch to a more thermally compatible material for the design. This move may result in little or no improvement in IST cycles to failure if the supplier is unfamiliar with the new material and has transition problems with process adjustments. Some materials, even though they are listed as higher temperature materials / higher Tg materials, are unsuited for Pb-free processing by exhibiting susceptibility to delamination/blistering at these process conditions. The primary solution is to know your supply base's variation over time with regards to IST via cycles to failure and how it is impacted by Pb-free process effects. This requires ongoing monitoring and testing because of variation between build lots and between multiple suppliers. Depending on the extent of the existing variation of your product, a design modification or material change may not be required to achieve reliable product with Pb-free assembly processes.

References

- 1. E. Kelley; "An Assessment of the Impact of Lead-free Assembly Processes on PCB and Base Material" IPC APEX/EXPO, (Feb 2004)
- 2. T. Fischer et al; "Cray X1: Extreme Performance Requires Extreme Reliability" IPC Annual Meeting, (Oct 2003)
- 3. W. Engelmaier, "Reliability Issues for Lead Free Solders" IPC Annual Meeting Workshop, (Oct 2003)
- 4. W. Chen et al; "PWB Reliability Evaluation Using IST" IPC EXPO, (March 2003)
- 5. S. Rominger; "Predicting Reliability of Printed Wiring Boards with Variable Parameters Using Finite Element Modeling" CircuiTree, (May 2000)