IPC/JEDEC J-STD-609C

December 2023

Supersedes: IPC/JEDEC J-STD-609B April 2016

JOINT INDUSTRY STANDARD

Marking, Symbols, and
Labels of Leaded and
Lead-Free Terminal
Finished Materials Used in
Electronic Assembly

Association Connecting Electronics Industries







MARKING, SYMBOLS, AND LABELS OF LEADED AND LEAD-FREE TERMINAL FINISHED MATERIALS USED IN ELECTRONIC ASSEMBLY

Contents

Foreword		Page -iii-
1	Scope	
1.1	Purpose	
2	Reference Documents	
2.1	IPC	
2.2	ANSI	
2.3	GEIA	
2.4	European Standards	
2.5	JEDEC	
2.6	IEC	
2.7	European Parliament	
3	Terms and Definitions	
4	Symbols, Labels, and Marks	
4.1	Material Category Symbol	
4.1.1	Size and Location	
4.1.2	Color	
4.1.3	Font	5
4.2	Pb-free Symbol	5
4.3	Second (2nd) Level Interconnect Component Label	
4.3.1	Size	
4.3.2	Color	7
5	Marking/Labeling Categories	7
5.1	PCB Base Material Categories	7
5.1.1	Halogen-free Base Material	7
5.2	PCB Surface Finish Categories	7
5.2.1	Pb-containing	7
5.2.2	Pb-free	8
5.3	Second (2 nd) Level Interconnect Categories	8
5.3.1	Pb-containing	8
5.3.2	Pb-free	8
5.4	Conformal Coating Categories	9
6	Component Marking and Labeling	9
6.1	Component Marking	9
6.2	Lowest Level Shipping Container Labeling	9
7	PCB/Assembly Marking and Labeling	10
7.1	PCB Marking	10
7.1.1	PCB Shipping Container Labeling	10
7.2	Assembly Marking	10
7.2.1	Assembly Shipping Container Labeling	10

Contents (cont'd)

7.3	Solder Category Marking Sequence	Page
7.3 7.4	Location	
7. 4 7.5	Size	
7.6	Color	
7.0 7.7	Font	
7.8	Method	
7.9	Marking Sequence	
7.10	Re-marking Changes in PCBA Materials	
8	Marking and/or Labeling of Pb-Containing Components, PCBs, and PCB Assemblies 12	
8.1	Marking and Labeling of Components	
8.2	Marking and Labeling of PCBs	
8.3	Marking and Labeling of PCB Assemblies	
9	Summary of Marking and Labeling Requirements	
Annex	A (Informative) Example Alloys and Associated Material Codes	14
Annex	B (Informative) Material Code Flow Chart	15
Annex	C (Informative) Differences between Revisions	16
	Figures	
Figure	3-1 — Examples of Materials that Comprise the 2nd Level Interconnect	3
Figure 4	4-1 — Example of Mark Indicating Material Category 2 and the Optional Circle, Ellipse, Underline or Parentheses	5
	4-2 — Pb-free Symbol	5
	4-3 — Example of 2 nd Level Interconnect Component Label Indicating a Pb-containing Ma	
Figure 4	4-4 — Example of 2 nd Level Interconnect Component Label Indicating a Pb-free e2 Mater	
Figure 4	with a Maximum Component Temperature of 260°C	ature
Figure	6-1 — Example of Component Marking	
	7-1 — Example of Board/Assembly Markings	
	Tables	
Table 9	9-1 — Marking and Labeling Summary	13

MARKING, SYMBOLS, AND LABELS OF LEADED AND LEAD-FREE TERMINAL FINISHED MATERIALS USED IN ELECTRONIC ASSEMBLY

(From JEDEC Board Ballot JCB-23-45, formulated under the cognizance of the JC-14.4 Subcommittee on Quality Processes and Methods.)

1 Scope

This standard applies to components and assemblies that contain Pb-free and Pb-containing solders and finishes. This standard describes the marking of components and the labeling of their shipping containers to identify their 2nd level terminal finish or material, and applies to components that are intended to be attached to boards or assemblies with solder or mechanical clamping or are press fit. This standard also applies to 2nd level terminal materials for bumped die that are used for direct board attach.

This standard applies to boards/assemblies, to identify the type of Pb-free or Pb-containing solder used. This standard documents a method for identifying board surface finishes and Printed Circuit Board (PCB) resin systems. This standard applies to PCB base materials and for marking the type of conformal coating utilized on Printed Circuit Board Assemblies (PCBAs). Material and their containers previously marked or labeled according to JESD 97, IPC-1066, or previous versions of this standard need not be remarked unless agreed upon by the supplier and customer.

Labeling of exterior surfaces of finished articles, such as computers, printers, servers, and the like, is outside the scope of this standard. However internal PCBs and PCBAs are covered by this standard. Labeling of retail packages containing electronic products is also outside the scope of this standard. Markings under this standard do not denote EU RoHS compliance, or any other regional substance restriction legislation addressing lead content.

1.1 Purpose

This standard provides a marking and labeling system that aids in assembly, rework, repair and recycling and provides for the identification of:

- (1) those assemblies that are assembled with Pb-containing or Pb-free solder;
- (2) components that have Pb-containing or Pb-free 2nd level interconnect terminal finishes and materials:
- (3) the maximum component temperature not to be exceeded during assembly or rework processing;
- (4) the base materials used in the PCB construction, including those PCBs that use halogenfree resin:
- (5) the surface finish of PCBs; and
- (6) the conformal coating on PCBAs.