



ASSOCIATION CONNECTING
ELECTRONICS INDUSTRIES®

IPC-D-356B

Bare Substrate Electrical Test Data Format

Developed by the IPC-D-356 Task Group (2-11c) of the Data Generation and Transfer Committee (2-10) of IPC

Supersedes:

IPC-D-356A - January 1998

IPC-D-356 - March 1992

Users of this standard are encouraged to participate in the development of future revisions.

Contact:

IPC
2215 Sanders Road
Northbrook, Illinois
60062-6135
Tel 847 509.9700
Fax 847 509.9798

Table of Contents

1	SCOPE AND OBJECTIVE	1	4.7	Data Orientation	5
1.1	Format Compatibility	1	4.8	Line Termination	5
1.2	Goal of Revision B	1	4.9	Transfer Media and Data Formats	5
1.3	Changes Between Revision A and B	1	5	ORGANIZATION OF THE IPC-D-356B FILE	5
1.3.1	Test Area	1	5.1	Organization of the Job Data File	6
1.3.2	Complex Record Changes	1	6	PARAMETER RECORDS AND JOB DATA FILE ORGANIZATION	6
1.3.3	Polygon Copper Areas	1	6.1	Parameter JOB	7
1.3.4	Extended Line Length for Certain Records	2	6.1.1	Data Management	7
1.3.5	New Shape Format	2	6.1.2	End-of-Job	7
1.3.6	New End-Point Optimization Marking	2	6.2	Parameter CODE	7
1.3.7	New Form for Test Measurement Data	2	6.3	Parameter UNITS	7
1.4	Data Records and Their Organization	2	6.4	Parameter TITLE	7
1.5	IPC-D-356B File Usage	2	6.5	Parameter NUM	7
1.6	Interpretation	2	6.6	Parameter REV	8
2	APPLICABLE DOCUMENTS	2	6.7	Parameter VER	8
2.1	IPC	2	6.8	Parameter IMAGE	8
2.2	American National Standards Institute	3	6.8.1	“P IMAGE PRIMARY”	8
2.3	International Electrotechnical Commission (IEC) International Standards Organization (ISO)	3	6.8.2	“P IMAGE NNNN”	8
3	TERMS AND DEFINITIONS	3	6.8.3	“P IMAGE PANEL”	8
3.1	Field	3	6.9	Parameter REMOVED_CONDUCTORS	8
3.2	Record	3	6.10	Parameter NNAME	9
3.2.1	Comment Record	3	6.11	Parameter TEST	9
3.2.2	Data Record(s)	3	6.12	Parameter SECONDARY_SIDE_LAYER	9
3.2.3	End of Job Record	3	6.13	Parameter GRID_UNITS	9
3.2.4	Parameter Records	3	6.14	Parameter SOURCE	10
3.3	Physical Layer	3	6.15	Parameter ADJACENCY	10
3.4	Job Data	3	6.15.1	Parameter ADJACENCY Syntax	10
3.5	Feature	3	6.16	Parameter BOARD_THICKNESS	10
3.6	Datum Reference	3	7	COMMENT RECORDS AND ALLOWED CHARACTERS	10
3.7	Modal Form	4	7.1	Allowable Character Set	11
3.8	Operation Codes	4	7.2	Comment Records Utilizing 2-Byte Characters	11
3.9	End-Point Optimization	4	8	ELECTRICAL TEST RECORD STRUCTURE	11
3.10	Adjacency	4	8.1	Operation Code Definition (Columns 1-3)	11
4	GENERAL REQUIREMENTS	4	8.1.1	Allowed Operation Codes	11
4.1	Data Hierarchy	4	8.2	Signal Name Identifier (Columns 4-20)	11
4.2	Basic Record Types	4	8.2.1	Columns 4-17	11
4.3	Compatibility	4	8.2.2	Complex Record End-Point Designator (Columns 18-20)	12
4.4	Fixed and Field Delimited Formats	4	8.3	Component Name Identifier (Columns 21-31)	12
4.5	Data Set Descriptions	5			
4.6	Data Sorting	5			

8.3.1	Reference Designator (Columns 21-26)	12	9.7	Test Point Location Field (Columns 42-57)	21
8.3.2	Column 27	12	9.8	Z Access Information (Columns 59-66)	21
8.3.3	Pin Number (Columns 28-31)	12	9.9	Unassigned Field (Column 67)	21
8.3.4	Mid-Point and End-Point Flag (Column 32) ...	12	9.10	Optional Multi-Image Test Indicator (Columns 68-72)	21
8.4	Columns 33-38	12	9.11	Unassigned Field (Column 73)	22
8.5	Feature Side and Layer Designation (Columns 39-41)	12	9.12	Optional Multi-Test Indicator (Columns 74-75)	22
8.6	Feature Location Field (Columns 42-57)	12	9.12.1	Sequencing of 099 Records in Images and Tests	22
8.7	Feature Shape and Size Definition (Columns 58 and beyond)	12	9.12.2	Coordinate System for Multiple Tests	22
8.7.1	Syntax for Circle	13	9.12.3	Combination Grid and Prober Test (CGP)	22
8.7.2	Syntax for Rectangle	13			
8.7.3	Syntax for Rounded Rectangle	13	10 GRAPHICAL SUPPORT OF BOARD IMAGE		
8.7.4	Syntax for Bullet	13	10.1	Trace Segment Data	24
8.7.5	Syntax for Donut	13	10.1.1	Operation Code Definition (Columns 1-3)	24
8.8	Rotation of Standard Shapes	14	10.1.2	Initial Signal Identification Field (Columns 4-17)	24
8.9	Soldermask Defined Edges	14	10.1.3	Unassigned Field (Column 18)	24
8.9.1	If Soldermask Defined Edges are Not Calculated	14	10.1.4	Conductor Layer (columns 19-21)	24
8.9.2	How to Define Soldermask Defined Edges of Test Areas	14	10.1.5	Columns 20-21	24
8.10	Test Area Attributes	14	10.1.6	Unassigned Field (Column 22)	24
8.10.1	If Test Area Attributes are Not Defined	15	10.1.7	Field Delimiter	24
8.10.2	How to Define Test Area Attributes	15	10.1.8	Draw Size and Shape (Columns 23-28)	24
8.11	Complex Records	15	10.1.9	Draw Start Location	24
8.11.1	Operation Code Definition (Columns 1-3)	16	10.1.10	Second, and Following Draw Locations	25
8.11.2	Complex Record Sequence	16	10.1.11	Arcs	25
8.11.3	Complex Record Format (Columns 4-89)	16	10.1.12	Continuation Conductor Record	25
8.11.4	Hole Records Without Surface Pads	17	10.2	Contour Copper (Polygon) Areas	26
8.12	Non-Conductive holes	17	10.2.1	Operation Code Definition (Columns 1-3)	26
9 SPECIFIED TEST POINT LOCATION	17		10.2.2	Initial Signal Identification Field (Columns 4-17)	26
9.1	Operation Code Definition (Columns 1-3)	18	10.2.3	Unassigned field (Column 18)	26
9.2	Signal Identification Field (Columns 4-17)	18	10.2.4	Layer (columns 19)	26
9.3	Unassigned Fields (Columns 18-21)	18	10.2.5	Columns 20-21	26
9.4	Assigned Tester Label Field (Columns 22-37)	18	10.2.6	Unassigned field (Column 22)	26
9.4.1	Channel Based Assignment	18	10.2.7	Field Delimiter	26
9.4.2	Grid Based Assignment	18	10.2.8	Polygon Start Location	26
9.4.3	Block and Pin Number Assignment	19	10.2.9	Continuation Polygon Record	27
9.4.4	Prober Based Assignment	19	10.2.10	Negative Polygon Record	27
9.4.5	Shorting Blocks	20	10.3	Board and Panel Outlines	28
9.4.6	Row and Column Assignment	20	10.3.1	Operations Code Definition (Columns 1-3)	28
9.4.7	Specified Test, No Tester Assignment	20	10.3.2	Outline Type Name Field (Columns 4-17)	28
9.5	Unassigned Field (Column 38)	21	10.3.3	Data Type Identifier (Columns 19-21)	28
9.6	Tester Side Designation (Columns 39-41)	21	11 ADJACENCY DATA	30	
9.6.1	Tester Side Designation Syntax	21	11.1	Operation Code Definition (Columns 1-3)	30
			11.2	Initial Signal Identification Field	30

11.3	Adjacent Nets	30	13.4	Columns 39-77	37
11.4	Adjacency Continuation Record	30	14	STEPPED IMAGES USING THE IMAGE PARAMETER	37
11.5	Subsequent Listing of Adjacencies	30	14.1	Defining the Primary Image	37
12	ELECTRICAL TEST MEASUREMENT DATA	30	14.2	Defining a Stepped Image	37
12.1	Controlled Impedance Test Information	31	14.2.1	Stepped Image Translation Record	38
12.1.1	Operation Code Definition (Columns 1-3)	31	14.3	Rules of Step and Repeat	38
12.1.2	Controlled Impedance Signal Identification Field (Columns 4-17)	31	14.3.1	Allowed Operations	38
12.1.3	Unassigned Field (Column 18)	31	14.3.2	Mirror	38
12.1.4	Test Side Indicator (Columns 19-21)	31	14.3.3	Rotation	38
12.1.5	Unassigned Field (Column 22)	32	14.3.4	Offset	38
12.1.6	Measurement Terminal Location (Columns 23-38)	32	14.4	Order of Operations	38
12.1.7	Unassigned Field (Column 39)	32	Appendix A	Recommended File Content	39
12.1.8	Layer Indicator (Columns 40-42)	32	Appendix B	Complete List of Op-Codes	40
12.1.9	Op-code 350 - Columns 43-78	32	Appendix C	Graphical Examples	41
12.1.10	Op-code 050 - Columns 43-72	32	Appendix D	ISO Code Character Set	51
12.1.11	Op-code 051 - Columns 43-78	33	Appendix E	Native Language Codes	52
12.2	High Voltage Test Information	33	Appendix F	End-Point Optimization	53
12.2.1	Operation Code Definition (Columns 1-3)	33			
12.2.2	High Voltage Measurement Records (Columns 4-42)	33		Figures	
12.2.3	Unassigned Field (Column 43)	33	Figure 6-1	Parameter JOB	7
12.2.4	Applied High Voltage Value (Columns 44-47)	33	Figure 6-2	Parameter CODE	7
12.2.5	Unassigned Field (Column 48)	34	Figure 6-3	Parameter UNITS	7
12.2.6	High Voltage Type Indicator (Column 49)	34	Figure 6-4	Parameter TITLE	7
12.2.7	Unassigned Field (Column 50)	34	Figure 6-5	Parameter NUM	8
12.2.8	High Voltage Duration (Columns 51-55)	34	Figure 6-6	Parameter REV	8
12.2.9	Unassigned Field (Column 56)	34	Figure 6-7	Parameter VER	8
12.2.10	Maximum Leakage Current (Columns 57-61)	34	Figure 6-8	Image Primary	8
12.2.11	High Voltage Measurement Reference Terminal	34	Figure 6-9	Image NNNN	8
12.3	Embedded and On-Board Passive Components and Measurements	34	Figure 6-10	Image Panel	8
12.3.1	Operation Code Definition (Columns 1-3)	34	Figure 6-11	Removed Conductors	9
12.3.2	Columns 3-42	35	Figure 6-12	Parameter NNAME	9
12.3.3	Primary Records 370, 371, 380 and 381 (Columns 43 and beyond)	35	Figure 6-13	Parameter TEST	9
12.3.4	Continuation Records 070, 071, 080 and 081 (Columns 43-84)	36	Figure 6-14	SECONDARY_SIDE_LAYER	9
13	SPECIAL AND NON-TEST FEATURES	37	Figure 6-15	Parameter GRID_UNITS	10
13.1	Operation Code Definition (Columns 1-3)	37	Figure 6-16	Parameter SOURCE	10
13.2	Feature Type Name (Columns 4-17)	37	Figure 6-17	Absolute and Shielded Adjacency	10
13.3	Columns 18-38	37	Figure 6-18	Parameter ADJACENCY	10
			Figure 6-19	Parameter BOARD_THICKNESS	10
			Figure 8-1	Test Area and Non-Test Area Illustration	11
			Figure 8-2	Test Area and Non-Test Area Examples	13
			Figure 8-3	Bullet	14
			Figure 8-4	Soldermask Defined Edges	14
			Figure 8-5	Samples of Soldermask Defined Edges	15
			Figure 8-6	Examples of Surface Pad Connections	15

Figure 8-7	Complex Record Examples	16
Figure 9-1	General Format for 099 Records	18
Figure 9-2	Specified Test Points	19
Figure 9-3	Specified Test	20
Figure 9-4	Multi-Up Test Records	22
Figure 9-5	CGP Example	23
Figure 10-1	Conductor Data Format	24
Figure 10-2	Conductor Data Example with Arc	25
Figure 10-3	Polygon Data Syntax	26
Figure 10-4	Polygon with Arcs and Negative Polygons	27
Figure 10-5	Board Outline Illustration	28
Figure 10-6	Syntax for Outline Data Represented with Polygons and Segments	28
Figure 10-7	Board and Panel Outline Example	29
Figure 11-1	Adjacency Data Example	30
Figure 12-1	Impedance Measurement Syntax	31
Figure 12-2	Impedance Measurement Example	33
Figure 12-3	High Voltage Measurement Example	34
Figure 12-4	Component Data Syntax	36
Figure 12-5	Embedded Resistor Example	36
Figure E-1	Example use of control characters in comment records	36
Figure F-1	Complex Record End-Point Cases	53
Figure F-2	Possible Exceptions to End-Point Rules	54

Tables

Table 4-1	Record Form	5
Table 4-2	Physical Layer Definitions	5
Table 4-3	Special Character Definitions	5
Table 6-1	Codes for "UNITS"	7
Table 6-2	Test Record Types	9
Table 8-1	Operation Codes for Simple Areas	11
Table 8-2	Allowed Shapes for Test and Non-Test Areas	13
Table 8-3	Soldermask Edge Designation	14
Table 8-4	Contact Sensitivity	15
Table 8-5	Operation Codes in Complex Records	16
Table 8-6	Operation Code for Non-Conductive Hole	17
Table 9-1	Operation Code for Test Point Designation	18
Table 10-1	Operation Codes for Board Image	24
Table 11-1	Operation Codes for Adjacency	30
Table 12-1	Operation Codes for Measurements	31
Table 13-1	Operation Codes for Special and Non-Test Areas	37
Table 14-1	Operation Codes for Stepped Images	37
Table A-1	Recommended IPC-D-356 Content	39
Table B-1	Complete List of Operation Codes	40
Table D-1	Allowable ISO Code Character Set	51
Table E-1	Native Language Codes	52

Bare Substrate Electrical Test Data Format

1 SCOPE AND OBJECTIVE

This standard describes a data format for transmitting bare board electrical test information. The material contained herein is intended to convey requirements, guidelines, and examples necessary to provide the data structures and concepts for bare board electrical test information in digital form, including data suitable for computer aided repair. When used as a netlist input to test data processing, the receiver of IPC-D-356B data will determine test point assignments and positioning.

Being essentially a netlist test format, this standard has been crafted to represent interconnect substrate graphics and test in a balanced way. Although substantial support is given to convey the graphical image of conductor shapes, the standard is not “graphically correct.” It is not intended to serve as a means to produce artwork or other board fabrication tools, but rather serve as a useful aid in conducting electrical test, analysis and repair.

1.1 Format Compatibility Although the concepts detailed in this standard may be supplemented by descriptions defined in other companion IPC Standards, it is intended that this standard be suitable for use as a stand alone description of bare board test and repair data for an individual circuit or job. Refer to other standards in the family for other areas of applicability.

IPC-D-356B is not backward compatible to Revision A. The VER parameter allows this version to be distinguished from previous versions.

1.2 Goal of Revision B Despite the widespread acceptance of Revision A, it became clear over time that there were many places where IPC-D-356A format was subject to interpretation and ambiguity. The intent of Revision B is to remove ambiguities, improve graphics representation and reduce file size. Desired graphical improvements consist of better representation of pads and test areas, clear solder mask determination and support for contours or polygon conductor areas. Realization of these goals took into consideration the following requirements;

- Keep it simple, at least as simple as is possible.
- Minimize the difficulty in programming input or output translators.
- Make the file as humanly readable as possible.
- While attempting to improve the graphical capability of the standard, do not attempt to make it “graphically correct.”
- Support graphical data in commonly occurring forms to prevent the need for CAD or CAM systems from exploding

ing a compact representation of a graphical shape into a verbose statement of the same basic shape.

Every effort has been made to eliminate data redundancy and minimize file size. Extensive use of examples will hopefully make this version even more “user friendly” than the previous revision.

1.3 Changes Between Revision A and B

1.3.1 Test Area Revision B contains a paradigm shift in the definition of pads and what is a “testable pad area.” Revision A supported round or rectangular pad shapes that may or may not be covered with soldermask. Although this approach was useful for some time, the advent of unusually shaped pads, and SMD pads defined totally or partially by soldermask render this definition imprecise.

To address these problems, two significant changes were made. The traditional “pad” has been replaced with two new types of records, “test area” and “non-test area” records. A test area is literally an area on a pad (often the entire pad), that might be contacted during electrical test. By definition, it is entirely free from soldermask, although it may or may not be a mid-point. By supporting “test areas” in simple shapes, the definition of complex underlying “copper” can be left to other types of “graphics only” records such as trace segments, polygon copper areas or simple non-test areas of copper. This makes the interpretation of where the actual test point should be located within the test area much more straightforward for the receiver of IPC-D-356B data.

1.3.2 Complex Record Changes In addition to changes related to test areas, complex records have been redefined in a more general way to represent all inter-layer connections in nets. In IPC-D-356A, complex records were introduced to support “via in pad” constructions while blind vias and buried vias had their own op-code and syntax. Revision B combines all these records into one format that allows the definition of all the elements of a padstack. This definition is more in keeping with the notion that the receiver of a IPC-D-356B netlist should be responsible for assigning the particular test point location within a test area. If it is desired to avoid contacting an integral hole, or perhaps preferentially test a plated hole instead of the pad, the data is there to make that determination.

1.3.3 Polygon Copper Areas Revision A lacked a means to represent contours or polygon areas of copper. To improve the graphical representation of the board, and to minimize the explosion of contours into millions of drawn