

IPC-9121A

Troubleshooting for Printed Board Fabrication Processes

Developed by the Printed Board Process Effects Handbook Task Group (7-24a) of the Process Control Management Committee (7-20) of IPC

Supersedes:

IPC-9121, Amendment 2 September 2019
IPC-9121, Amendment 1 April 2018
IPC-9121 October 2016
IPC-PE-740A December 1997
PCB Sections of IPC-PE-740A -

December 1997

Users of this publication are encouraged to participate in the development of future revisions.

Contact:

IPC 3000 Lakeside Drive, Suite 105 N Bannockburn, Illinois 60015-1249 Tel 847 615.7100 Fax 847 615.7105

Table of Contents

1 S	COPE	4.3.1	Over-Sized Exposed Features
1.1	Purpose		Across Entire Copy
1.2	Classification	4.3.2	Over-Sized Exposed Features on Center of Copy
1.3	Use of "Lead"	4.3.3	Poor Edge Sharpness (Blurred Images) 4-5
1.4	Abbreviations and Acronyms 1-1	4.3.4	Image Gain: Background Discoloration in
1.5	Terms and Definitions 1-1		Clear Area – Uniform High Background
1.6	IPC-9121 Format Example 1-1		(Clear Area) Density 4-6
1.7	Guidelines for Effective Troubleshooting and Process Control1-2	4.3.5	Low D _{MAX} (Inadequate Image Density) All the Time
1.8	Parameter Analysis 1-3	4.3.6	Low $D_{\text{\tiny MAX}}$ Some of the Time 4-6
1.8.1	Brainstorming 1-3	4.3.7	Pinholes or Voids in Image 4-7
1.8.2	Process Audit. 1-3	4.3.8	Specks in Clear Area of Film 4-7
1.8.3	Initial Capability Study 1-3	4.3.9	Image Distortion 4-7
1.8.4	Optimization 1-3	4.3.10	Straight Lines (Not Part of CAD Data)
1.8.5	Confirmation and Final	4211	Showing on Processed Film
	Capability Assessment. 1-4	4.3.11	Random Yellow Spots in Image Area 4-7
1.8.6 1.8.7	Parameter Control	4.3.12	Ammonia Processor Not Developing Properly, Even with Correct Heating/Temperature 4-7
		4.3.13	Film Sticking in Processor 4-8
2 A 2.1	IPC 2-1	4.4	Ag Halide Film (Master and Working Phototools, Laser Raster Plotted) 4-8
	DESIGN AND DOCUMENTATION	4.4.1	Black Lines Too Wide (Clear Lines Too Narrow)
3.1	Design	4.4.1 4.4.2	(Clear Lines Too Narrow)
3.1 3.2	Design	4.4.2	(Clear Lines Too Narrow). 4-8 Clear Lines Too Wide (Black Lines Too Narrow). 4-8
3.1 3.2 3.2.1	Design3-1Layout Problems3-2Location of Holes and Terminations3-2	4.4.2 4.4.3	
3.1 3.2 3.2.1 3.2.2	Design3-1Layout Problems3-2Location of Holes and Terminations3-2Electrical Description Inconsistency3-4	4.4.2	(Clear Lines Too Narrow) $4-8$ Clear Lines Too Wide(Black Lines Too Narrow) $4-8$ Low image density (D_{MAX} too low) $4-9$ Clear Areas Not Clear Enough
3.1 3.2 3.2.1 3.2.2 3.2.3	Design3-1Layout Problems3-2Location of Holes and Terminations3-2Electrical Description Inconsistency3-4Tooling Hole Location3-5	4.4.2 4.4.3 4.4.4	(Clear Lines Too Narrow) $4-8$ Clear Lines Too Wide $(Black Lines Too Narrow)$ $4-8$ Low image density (D_{MAX} too low) $4-9$ Clear Areas Not Clear Enough $(D_{MIN}$ Too High) $4-9$
3.1 3.2 3.2.1 3.2.2 3.2.3 3.3	Design3-1Layout Problems3-2Location of Holes and Terminations3-2Electrical Description Inconsistency3-4Tooling Hole Location3-5Electrical3-5	4.4.2 4.4.3 4.4.4 4.4.5	(Clear Lines Too Narrow) $4-8$ Clear Lines Too Wide $(Black Lines Too Narrow)$ $4-8$ Low image density $(D_{MAX} too low)$ $4-9$ Clear Areas Not Clear Enough $(D_{MIN} Too High)$ $4-9$ Milky White Color in Clear Area $4-9$
3.1 3.2 3.2.1 3.2.2 3.2.3	Design3-1Layout Problems3-2Location of Holes and Terminations3-2Electrical Description Inconsistency3-4Tooling Hole Location3-5	4.4.2 4.4.3 4.4.4 4.4.5 4.4.6	
3.1 3.2 3.2.1 3.2.2 3.2.3 3.3	Design3-1Layout Problems3-2Location of Holes and Terminations3-2Electrical Description Inconsistency3-4Tooling Hole Location3-5Electrical3-5Electrical Arcing Between	4.4.2 4.4.3 4.4.4 4.4.5 4.4.6 4.4.7	(Clear Lines Too Narrow) $4-8$ Clear Lines Too Wide (Black Lines Too Narrow) $4-8$ Low image density (D_{MAX} too low) $4-9$ Clear Areas Not Clear Enough (D_{MIN} Too High) $4-9$ Milky White Color in Clear Area $4-9$ Pinholes $4-9$ Poor Line Edge Quality $4-9$
3.1 3.2 3.2.1 3.2.2 3.2.3 3.3 3.3.1	Design3-1Layout Problems3-2Location of Holes and Terminations3-2Electrical Description Inconsistency3-4Tooling Hole Location3-5Electrical3-5Electrical Arcing Between Adjacent Conductors3-5	4.4.2 4.4.3 4.4.4 4.4.5 4.4.6	(Clear Lines Too Narrow) $4-8$ Clear Lines Too Wide $(Black Lines Too Narrow)$ $4-8$ Low image density (D_{MAX} too low) $4-9$ Clear Areas Not Clear Enough $(D_{MIN}$ Too High) $4-9$ Milky White Color in Clear Area $4-9$ Pinholes $4-9$ Poor Line Edge Quality $4-9$ Black Speck Redeposit in Clear Area
3.1 3.2 3.2.1 3.2.2 3.2.3 3.3 3.3.1 3.3.2	Design	4.4.2 4.4.3 4.4.4 4.4.5 4.4.6 4.4.7	(Clear Lines Too Narrow)4-8Clear Lines Too Wide (Black Lines Too Narrow)4-8Low image density (DMAX too low)4-9Clear Areas Not Clear Enough (DMIN Too High)4-9Milky White Color in Clear Area4-9Pinholes4-9Poor Line Edge Quality4-9Black Speck Redeposit in Clear Area – Irregular Shape4-9Ag Pepper Spots in Clear Area –
3.1 3.2 3.2.1 3.2.2 3.2.3 3.3 3.3.1 3.3.2	Design	4.4.2 4.4.3 4.4.4 4.4.5 4.4.6 4.4.7 4.4.8	(Clear Lines Too Narrow)4-8Clear Lines Too Wide (Black Lines Too Narrow)4-8Low image density (D _{MAX} too low)4-9Clear Areas Not Clear Enough (D _{MIN} Too High)4-9Milky White Color in Clear Area4-9Pinholes4-9Poor Line Edge Quality4-9Black Speck Redeposit in Clear Area – Irregular Shape4-9Ag Pepper Spots in Clear Area – Round Shape4-10
3.1 3.2 3.2.1 3.2.2 3.2.3 3.3 3.3.1 3.3.2	Design	4.4.2 4.4.3 4.4.4 4.4.5 4.4.6 4.4.7 4.4.8	(Clear Lines Too Narrow)4-8Clear Lines Too Wide (Black Lines Too Narrow)4-8Low image density (D _{MAX} too low)4-9Clear Areas Not Clear Enough (D _{MIN} Too High)4-9Milky White Color in Clear Area4-9Pinholes4-9Poor Line Edge Quality4-9Black Speck Redeposit in Clear Area – Irregular Shape4-9Ag Pepper Spots in Clear Area – Round Shape4-10Yellow, Orange/Yellow or
3.1 3.2 3.2.1 3.2.2 3.2.3 3.3 3.3.1 3.3.2 4	Design	4.4.2 4.4.3 4.4.4 4.4.5 4.4.6 4.4.7 4.4.8 4.4.9	(Clear Lines Too Narrow). 4-8 Clear Lines Too Wide (Black Lines Too Narrow). 4-8 Low image density (D _{MAX} too low) 4-9 Clear Areas Not Clear Enough (D _{MIN} Too High) . 4-9 Milky White Color in Clear Area 4-9 Pinholes . 4-9 Poor Line Edge Quality . 4-9 Black Speck Redeposit in Clear Area – Irregular Shape . 4-9 Ag Pepper Spots in Clear Area – Round Shape . 4-10 Yellow, Orange/Yellow or Brown Deposits in Clear Areas of Film 4-10 Powder Deposits on Film
3.1 3.2 3.2.1 3.2.2 3.2.3 3.3 3.3.1 3.3.2 3.3.3 4 4.1	Design	4.4.2 4.4.3 4.4.4 4.4.5 4.4.6 4.4.7 4.4.8 4.4.9 4.4.10 4.4.11	(Clear Lines Too Narrow)4-8Clear Lines Too Wide (Black Lines Too Narrow)4-8Low image density (D _{MAX} too low)4-9Clear Areas Not Clear Enough (D _{MIN} Too High)4-9Milky White Color in Clear Area4-9Pinholes4-9Poor Line Edge Quality4-9Black Speck Redeposit in Clear Area – Irregular Shape4-9Ag Pepper Spots in Clear Area – Round Shape4-10Yellow, Orange/Yellow or Brown Deposits in Clear Areas of Film4-10Powder Deposits on Film (Yellow or White)4-10
3.1 3.2 3.2.1 3.2.2 3.2.3 3.3 3.3.1 3.3.2 3.3.3 4 4.1 4.2 4.2.1	Design	4.4.2 4.4.3 4.4.4 4.4.5 4.4.6 4.4.7 4.4.8 4.4.9 4.4.10 4.4.11 4.4.12	(Clear Lines Too Narrow)4-8Clear Lines Too Wide (Black Lines Too Narrow)4-8Low image density (D _{MAX} too low)4-9Clear Areas Not Clear Enough (D _{MIN} Too High)4-9Milky White Color in Clear Area4-9Pinholes4-9Poor Line Edge Quality4-9Black Speck Redeposit in Clear Area – Irregular Shape4-9Ag Pepper Spots in Clear Area – Round Shape4-10Yellow, Orange/Yellow or Brown Deposits in Clear Areas of Film4-10Powder Deposits on Film (Yellow or White)4-10Black line abrasion4-10
3.1 3.2 3.2.1 3.2.2 3.2.3 3.3 3.3.1 3.3.2 3.3.3 4 4.1 4.2	Design	4.4.2 4.4.3 4.4.4 4.4.5 4.4.6 4.4.7 4.4.8 4.4.9 4.4.10 4.4.11 4.4.12 4.4.13	(Clear Lines Too Narrow)4-8Clear Lines Too Wide (Black Lines Too Narrow)4-8Low image density (D _{MAX} too low)4-9Clear Areas Not Clear Enough (D _{MN} Too High)4-9Milky White Color in Clear Area4-9Pinholes4-9Poor Line Edge Quality4-9Black Speck Redeposit in Clear Area – Irregular Shape4-9Ag Pepper Spots in Clear Area – Round Shape4-10Yellow, Orange/Yellow or Brown Deposits in Clear Areas of Film4-10Powder Deposits on Film (Yellow or White)4-10Black line abrasion4-10Streaking4-10
3.1 3.2 3.2.1 3.2.2 3.2.3 3.3 3.3.1 3.3.2 3.3.3 4 4.1 4.2 4.2.1	Design	4.4.2 4.4.3 4.4.4 4.4.5 4.4.6 4.4.7 4.4.8 4.4.9 4.4.10 4.4.11 4.4.12	(Clear Lines Too Narrow)4-8Clear Lines Too Wide (Black Lines Too Narrow)4-8Low image density (D _{MAX} too low)4-9Clear Areas Not Clear Enough (D _{MIN} Too High)4-9Milky White Color in Clear Area4-9Pinholes4-9Poor Line Edge Quality4-9Black Speck Redeposit in Clear Area – Irregular Shape4-9Ag Pepper Spots in Clear Area – Round Shape4-10Yellow, Orange/Yellow or Brown Deposits in Clear Areas of Film4-10Powder Deposits on Film (Yellow or White)4-10Black line abrasion4-10

4.4.16	Pinholes in Phototool 4-11	6.1.3	Metal Foils 6-1
4.4.17	CAD Database Incompatible 4-11	6.1.4	Prepreg/B-stage 6-2
4.4.18	Long or Slow CAD Database Conversion 4-11	6.1.5	Laminate 6-2
4.4.19	Phototool Not Producing Clear Image 4-11	6.2	Problems Associated with Base Materials 6-2
4.5	Ag Halide Films – Protective Coatings 4-11	6.2.1	Material Identification 6-2
4.5.1	Finished, Laminated (Protective Coating)	6.2.2	Dimensional Stability 6-3
	Artwork Film Curved or Bent 4-11	6.2.3	Mechanical Stability 6-3
4.5.2	Protective Coating Film Wrinkled or Shrunken 4-11	6.2.4	Foreign Material/Inclusions 6-4
4.6	Glass – Ag Halide	6.2.5	Metal Surface Defects 6-6
4.6.1	Line Width Incorrect	6.2.6	Chemical and Thermal Resistance 6-8
4.0.1	(Over-Sized or Under-Sized) 4-12	6.2.7	Electrical 6-10
4.6.2	Low Image Density 4-12	7 N	IECHANICAL OPERATIONS
4.6.3	Pinholes	7.1	Drilling
4.6.4	Poor-Quality Line Edge 4-13	7.1.1	Dimensional
4.6.5	Uneven Density, Mottle or Streaks 4-13	7.1.2	Hole Quality
4.6.6	Specks or Deposits on	7.1.3	Processing
	Processed Glass Plate 4-13	7.2	Punching (Pierce and Blank) (Dimensional) 7-12
4.7	Glass – Hard-Surface Image on Glass 4-13	7.2.1	Undersized holes/features
4.7.1	Ragged Lines 4-13	7.2.2	Improperly Located Hole or Feature 7-12
4.7.2	Pinholes or Voids 4-14	7.2.3	External Dimensions Out of Spec 7-13
4.8	LDI and Other Digital Imaging Technologies 4-14	7.2.4	Missing Holes or Features
4.8.1	Resist Image Has Irregular	7.2.5	Edge Delamination
4.8.1	(Distorted) Areas	7.2.6	Fibers and/or Roughness Along Edges 7-13
4.8.2	Evidence of Skipped Image Pixels, Rows 4-14	7.2.7	Surface Dents and Scratches 7-14
4.8.3	Problems with Front-to-Back Image	7.3	Routing
	Registration on Top and Bottom of Board 4-15	7.3.1	Feature out of tolerance
4.8.4	Incomplete Polymerization of Resist in	7.3.2	Crazing
40.5	Exposed Areas	7.3.3	Rough Edges of Punched Holes 7-15
4.8.5	Resist Image Has Pinholes/Voids 4-15	7.3.4	Cusp Forms on Edge Where Pin-Less
4.8.6	Image Lines Have Scalloped (Step-Pattern) Appearance (Especially on Angled Lines) 4-15		Routing Pressure Foot Clamps
4.8.7	Blurred image	7.3.5	Caking Dust
	IANDLING AND STORAGE 5-1	7.3.6	Router bit discoloration
5.1	Fractured Corner/Edge	7.3.7	Breaking Bits
5.2	Dent in Cu Foil	7.4	Shearing
5.3	Fracturing of Thin Material or	7.4.1	Panel Not Square
5.5	Delicate Designs 5-3	7.4.2	Panel Lift
5.4	Blow Holes in Lamination Stack Due to	7.5	Beveling. 7-17
	Entrapped Moisture 5-3	7.5.1	Cu Foil Lifting
6 E	BASE MATERIALS6-1	7.5.2	Rough Bevel
6.1	General 6-1	7.5.3	Uneven bevel
6.1.1	Resins 6-1	7.5.4	Processing
6.1.2	Reinforcements 6-1	7.6	Scoring
		7.6.1	Score Lines Misplaced

7.6.2 7.6.3	Improper Setup		8.5	Hole Metallization (Cu Deposition) (Includes Electroless Cu Bath and Rinses) 8-22
7.6.4	Web Thickness Varies Across One Line		8.5.1	Bath Control 8-23
7.6.5	Improper Score Angle		8.5.2	Hole Conditions
7.6.6	Cutter Wheels Marked Panel Surface		8.5.3	Surface Problems 8-30
7.7	Laser Drilling.		8.6	Hole Metallization (Rework) 8-31
7.7.1	Hole Not Properly Located		8.6.1	Poor Interconnect Conductivity During
7.7.2	Improper Hole Size	7-20	8.7	Final Testing
7.7.3	Holes Not Drilled	7-20	8.7.1	Pd-Based Direct Metallization Processes 8-32
7.7.4	Holes Not Drilled Through	7-20	8.7.2	
7.7.5	Blind Via or Microvias Drilled Through	7-20	8.7.2	Carbon Black and Graphite Dispersion Processes 8-33
7.7.6	Burrs	7-20	8.8	Conductive Polymers 8-36
7.7.7	Capture Pad Penetration	7-21	8.9	Full-Build Electroless Cu 8-36
7.7.8	Delamination of Target Pad	7-21	8.9.1	Additive Processing 8-36
7.7.9	Insufficient Contact Area		8.9.2	Semi-Additive Processing 8-37
	(As-Received Samples)		8.10	Electroplating 8-39
7.7.10	Microvias Separation (Thermal Stressed)		8.10.1	Electrolytic Cu Peels from Base Metal 8-39
7.8	Water-Jet Cutting/Profiling	7-23	8.10.2	Partial Plating of Circuit Pattern
7.8.1	Finished Board Dimension Out of Tolerance	7 22		(Skip Plating / Step Plating) 8-40
7.8.2	Incomplete Cut Through Substrate		8.10.3	Nonuniform Plating Distribution Across Surface of Panel
7.8.3	Haloing, Crazing, Delamination or		8.10.4	Voids in Holes
	Rough Edges			(Not Seen After Electroless Cu) 8-41
7.8.4	Excessive Nozzle Wear	7-23	8.10.5	Nodular Cu Plating 8-42
8 H	OLE PREPARATION AND METALLIZATION .	. 8-1	8.10.6	Plating Fold in PTH 8-43
8.1	Desmear	. 8-1	8.10.7	Barrel Plating Issues Due to Insufficient
8.1.1	Chemical Desmear Using Alkaline Permanganate	. 8-1	8.10.8	Resistance to Thermal Stresses 8-44 Electroplated Cu, Corner or
8.1.2	Plasma Desmear			"Knee" Issues 8-45
8.2	Electroless Processes		8.10.9	Burrs or Nodules in PTH 8-46
8.2.1	Electroless Void		8.10.10	Incomplete Microvia Cu Fill 8-47
8.2.2	Voiding in the Via / Lack of		8.10.11	Failure to Meet Cu Mechanical Requirements 8-47
	Cu Plating Coverage	8-14	8.10.12	Columnar Cu Grain Structure 8-48
8.2.3	Voids in Glass and Resin	8-15	8.10.13	Nodules or Bumps in Critical Contact Area 8-49
8.3	Hole Metallization (Conditioning)	8-16	8.10.14	Excessive Foam in Plating Solution 8-50
8.3.1	Hole Wall Pullaway	8-16	8.10.15	Pits in Plated Metal 8-50
8.3.2	Bath Control (Includes Cleaner/Conditioner, Microetch Solutions and Rinses)	8-17	8.11	Via Fill
8.3.3	Hole Conditions.		8.11.1	Material and Properties for Nonconductive Plugging Paste 8-52
8.3.4	Surface Conditions		8.11.2	The Relationship Between Coefficient of
8.4	Hole Catalyzation (Sensitizing)	-		Thermal Expansion (CTE) and
	(Includes Predip, Catalyst, and			Glass Transition Temperature (T _g) 8-53
	Accelerator Baths and Rinses)	8-20	9 SI	JRFACE PREPARATION
0 1 1			/-	A FANING CEDUCTURING)
8.4.1 8.4.2	Bath Control		9.1	Mechanical Cleaning Surface Preparation 9-1

9.1.1	General	10.4.1	Drilling
9.1.2	Drilling and Deburring 9-5	10.4.2	Plating
9.1.3	Scrubbing Electroless Cu Surface Before	10.4.3	Etching
	Pattern or Panel Plating 9-5	10.5	Cu Treatment to Improve
9.1.4	Denoduling Panel-Plated Electroplated Cu Before Tent and Etch	10.5.1	Laminate Adhesion
9.1.5	Surface Preparation of Panel-Plated	10.5.2	Black or Red/Brown Oxide Coatings 10-25
	Electroplated Cu Before Tent and Etch (After Denoduling) 9-7	10.5.3	Oxide Bath Control
9.1.6	Surface Preparation Before Fusing	10.5.4	Oxide Post-treatment 10-28
9.1.0	Chemical Surface Preparation	10.5.5	Conveyorized Oxide Systems 10-29
9.2.1	General	10.5.6	Delamination Relating to Application
9.2.1	Innerlayer Surface Preparation Before		of Oxide Coating
	Resist Application 9-10	10.5.7	Alternative Oxide Coatings (Surface Etch-Organo-Metallic) 10-30
9.2.3	Surface Preparation of Imaged Innerlayers	44 -	TCHING
9.2.4	Before Multilayer Bonder Application 9-10 Through-Hole Hole Wall Preparation	11 ET	
	(Desmear) Before Electroless Cu Plating 9-11	11.1	Equipment-Related Effects and Effects from Other Processes
9.2.5	Electroless Cu Surface Preparation Before Pattern or Panel Plating	11.1.1	Nonuniform Etch from Side-to-Side of Panel
9.2.6	Solder Conditioning Before Fusing 9-12	11.1.2	Nonuniform Etch
9.2.7	Cleaning After Fusing or Hot-Air Solder Leveling (HASL) 9-12		(Cu Left on Some Areas Of Panel While Other Areas are Etched Properly) 11-1
9.3	Electrocleaning	11.1.3	Excessive Undercut
9.3.1	Cu-to-Cu Peelers After Pattern Plating 9-13		(Over-Etching Conductor)
9.3.2	Resist Breakdown, Edge-Lifting, and	11.1.4	Panels Skewing on Conveyor
	Under-Plating During Pattern Plating 9-13	11.1.5	Cu Left Around Circuit Patterns
9.3.3	Resist Image Stripped in the Electrocleaner 9-13	11.1.6	Etch Rate Slows
9.3.4	Step Plating	11.1.7	Etchant Attacks Resist (Print-and-Etch Work)
9.4	Section Notes	11.1.8	Front of Panel Etches Differently From
10 IN	TERCONNECT FORMATION		Back of Panel
10.1	Imaging	11.2	Cupric Chloride
10.1.1	Dry-Film Photoresist	11.2.1	Bath Control
10.1.2	Liquid Photoresist	11.2.2	Improper Etching
10.1.3	Screen-Printed Resist	11.3	Alkaline (Ammonial) Etchants 11-7
10.1.4	Laser Direct Imaging (LDI) of Photoresist 10-22	11.3.1	Bath Control
10.1.5	Electrophoretically Deposited Photoresist 10-22	11.3.2	Improper Etching
10.2	Inner Layer Fabrication	11.4	Peroxide-Sulfuric Etchants
10.2.1	Handling	11.4.1	Bath Control
10.2.2	Inner Layer Problems	11.4.2	Improper Etching
10.3	Print-and-Etch Inner Layers 10-24	11.5	Ferric Chloride
10.3.1	Cleaning	11.5.1	Bath Control
10.3.2	Resist Residue on Inner Layers 10-24	11.5.2	Improper Etching
10.3.3	Imaging	11.6	Ammonium or Sodium Persulfate 11-15
10.4	Inner Layers with Blind and/or Buried Vias	11.6.1	Slow Etch Rate

12 L	AYERING AND LAMINATION 12-1	12.9.2	Surface Imperfections
12.1	General	12.10	Lay-Up
12.1.1	Misregistration	12.10.1	Blisters/Delamination
12.1.2	Blisters/Delamination and	12.10.2	Bow and Twist (Warped) 12-26
	Interlaminate Adhesion	12.10.3	Panel Thickness
12.1.3	Bow/Twist	12.10.4	Surface Imperfections
12.1.4	Laminate Voids	12.11	Pressing
12.1.5	Resin Starvation	12.11.1	Misregistration
12.1.6	Panel/Board Thickness	12.11.2	Blisters/Delamination
12.1.7	Surface Imperfections	12.11.3	Bow and Twist (Warped) 12-29
12.1.8	Pits	12.11.4	Laminate Voids
12.1.9	Measling	12.11.5	Resin Starvation
12.2	Handling	12.11.6	Panel Thickness
12.2.1	Misregistration	12.12	Bake After Lamination
12.2.2	Blisters/Delamination	12.12.1	Blisters/Delamination 12-34
12.2.3	Laminate Voids	12.12.2	Bow and Twist (Warped) 12-34
12.2.4	Surface Imperfections	12.12.3	Surface Imperfections
12.3	Equipment	12.13	Subsequent Processing 12-35
12.3.1	Blisters/Delamination	12.13.1	Voids in PTHs
12.3.2	Laminate Voids	12.14	Electrical
12.4	Material	13 FI	NAL FINISHES
12.4.1	Misregistration	13.1	Immersion Coatings. 13-1
12.4.2	Blisters/Delamination	13.1.1	Immersion Sn
12.4.3	Laminate Voids	13.1.2	Immersion Ag
12.4.4	Resin Starvation	13.2	Electroless Coatings
12.4.5	Surface Imperfections	13.2.1	Electroless Ni. 13-4
12.5	Tooling	13.2.2	Electroless Sn
12.5.1	•	13.3	Organic Solderability Preservative (OSP) 13-12
12.5.2	Surface Imperfections	13.3.1	OSP Coating Has Nonuniform Appearance
12.6	Multilayer Design		Over Cu
12.6.1	Misregistration	13.3.2	White Precipitate on Printed Boards or
12.6.2	Blisters/Delamination		in the OSP Process Tank
12.6.3	Laminate Voids	13.3.3	Poor Solderability with OSP (Dewetting, Incomplete Solder Flow-Up) 13-13
12.6.4	Resin Starvation. 12-20	13.4	Metallic Protective Coatings
12.7	Innerlayer Preparation	13.4.1	_
12.7.1	Misregistration	13.4.1	Sn/Pb Fusing
12.7.2	Blisters/Delamination	13.4.2	Infrared Fusing 13-16 Hot-Oil Reflow 13-16
12.8	Prepreg (B-Stage) Preparation 12-24		
12.8.1	Blisters/Delamination	13.4.4 13.5	Vapor-Phase Fusing
12.8.2	Laminate Voids	13.5.1	Solder Leveling
12.8.3	Panel Thickness	13.5.1	Machine/Material Problems
12.9	Cu Foil Preparation	13.5.2	Immersion Coatings
12.9.1	Blisters/Delamination 12-26	13.0	minicision Coatings 13-20

IPC-9121A February 2022

13.6.1	Immersion Sn	14.2.4	Cu Oxidation
13.6.2	Immersion Au	14.3	Temporary Solder Resists
13.6.3	Immersion Sn/Pb	14.3.1	Tape
13.7	Electroless Coatings	14.4	Nomenclature (Legend) –
13.7.1	Electroless Ni		Nonmetallic Materials
13.7.2	Electroless Sn	14.4.1	Screen-Printed
13.8	Microvias		EXIBLE AND RIGID-FLEX RINTED BOARDS
13.8.1	Etch Artifacts Observed after Microsectioning of Microvias	15.1	Flexible Printed Board Anomalies 15-1
13.8.2	Plating Artifacts in Microvia	15.1.1	Coverlay Coverage (Surface Preparation) 15-1
13.8.3	Missing Surface Cu Plating	15.1.2	Coverlay Coverage (Mechanical Preparation) 15-2
13.8.4	Deformation-Induced Voiding in	15.1.3	Adhesive Squeeze-Out – Land Area 15-2
13.0.4	Flex Observed after Microsectioning 13-27	15.1.4	Adhesive Squeeze-Out – Foil Surface 15-3
13.8.5	Cap Plating Pulled Off	15.1.5	Access Hole Registration
13.8.6	Design Issues with Stacked or	15.1.6	Plating Defects 15-4
	Staggered Vias Misregistration	15.1.7	Transitional Zone Squeeze-Out 15-5
13.8.7	Cu-Filled Microvia Voids	15.1.8	Solder Wicking/Plating Under Coverlay 15-6
13.9	Pattern Plating Rim Voids	15.1.9	Voids
13.9.1	Rim Void – Example 1	15.1.10	Etchback
13.9.2	Rim Void – Example 2	15.1.11	Smear Removal
13.9.3	Rim Void – Example 3	15.1.12	Trimmed Edges
13.9.4	Rim Void – Example 4	15.1.13	Ag Film
14 NO	DNMETALLIC COATINGS 14-1	15.2	Rigid-Flex
			ε
14.1	Permanent Solder Resist	15.2.1	Delamination or Insufficient Squeeze-Out 15-11
14.1 14.1.1	Screen-Printable Solder Resists		
14.1.1	Screen-Printable Solder Resists (Thermal and UV Cure)	15.2.1	Delamination or Insufficient Squeeze-Out 15-11
14.1.1 14.1.2	Screen-Printable Solder Resists (Thermal and UV Cure). 14-1 Misregistration 14-2	15.2.1 15.2.2 15.2.3 15.2.4	Delamination or Insufficient Squeeze-Out. 15-11Incorrect Radius. 15-11Delamination of Stiffener. 15-12Flex Edge Damage. 15-12
14.1.1 14.1.2 14.1.3	Screen-Printable Solder Resists (Thermal and UV Cure)	15.2.1 15.2.2 15.2.3 15.2.4	Delamination or Insufficient Squeeze-Out15-11Incorrect Radius15-11Delamination of Stiffener15-12Flex Edge Damage15-12Open15-13
14.1.1 14.1.2 14.1.3 14.1.4	Screen-Printable Solder Resists (Thermal and UV Cure). 14-1 Misregistration 14-2 Incomplete Cure (Thermal-Cure Inks) 14-3 Incomplete Cure (UV-Cure Inks) 14-3	15.2.1 15.2.2 15.2.3 15.2.4	Delamination or Insufficient Squeeze-Out15-11Incorrect Radius15-11Delamination of Stiffener15-12Flex Edge Damage15-12Open15-13Delamination15-13
14.1.1 14.1.2 14.1.3 14.1.4 14.1.5	Screen-Printable Solder Resists (Thermal and UV Cure)	15.2.1 15.2.2 15.2.3 15.2.4 15.2.5	Delamination or Insufficient Squeeze-Out15-11Incorrect Radius15-11Delamination of Stiffener15-12Flex Edge Damage15-12Open15-13
14.1.1 14.1.2 14.1.3 14.1.4 14.1.5 14.1.6	Screen-Printable Solder Resists (Thermal and UV Cure). 14-1 Misregistration 14-2 Incomplete Cure (Thermal-Cure Inks) 14-3 Incomplete Cure (UV-Cure Inks) 14-3 Adhesion Failure 14-4 Solder Resist on Lands or in Holes 14-4	15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 15.2.6	Delamination or Insufficient Squeeze-Out15-11Incorrect Radius15-11Delamination of Stiffener15-12Flex Edge Damage15-12Open15-13Delamination15-13
14.1.1 14.1.2 14.1.3 14.1.4 14.1.5	Screen-Printable Solder Resists (Thermal and UV Cure)	15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 15.2.6 15.2.7 15.2.8 15.2.9	Delamination or Insufficient Squeeze-Out15-11Incorrect Radius15-11Delamination of Stiffener15-12Flex Edge Damage15-12Open15-13Delamination15-13Foreign Material15-14Holes in Flex Area15-14Holes Too Close to Transition Area15-15
14.1.1 14.1.2 14.1.3 14.1.4 14.1.5 14.1.6	Screen-Printable Solder Resists (Thermal and UV Cure)	15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 15.2.6 15.2.7 15.2.8 15.2.9 15.2.10	Delamination or Insufficient Squeeze-Out15-11Incorrect Radius15-11Delamination of Stiffener15-12Flex Edge Damage15-12Open15-13Delamination15-13Foreign Material15-14Holes in Flex Area15-14Holes Too Close to Transition Area15-15Delamination15-15
14.1.1 14.1.2 14.1.3 14.1.4 14.1.5 14.1.6 14.1.7	Screen-Printable Solder Resists (Thermal and UV Cure). 14-1 Misregistration 14-2 Incomplete Cure (Thermal-Cure Inks) 14-3 Incomplete Cure (UV-Cure Inks) 14-3 Adhesion Failure 14-4 Solder Resist on Lands or in Holes 14-4 Solder Mask Adhesion Failure after Hot-Air Leveling 14-5	15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 15.2.6 15.2.7 15.2.8 15.2.9 15.2.10 15.2.11	Delamination or Insufficient Squeeze-Out . 15-11 Incorrect Radius . 15-11 Delamination of Stiffener . 15-12 Flex Edge Damage . 15-12 Open . 15-13 Delamination . 15-13 Delamination . 15-14 Holes in Flex Area . 15-14 Holes Too Close to Transition Area . 15-15 Delamination . 15-15 Cu Nesting and Stacking (Telegraphing) . 15-16
14.1.1 14.1.2 14.1.3 14.1.4 14.1.5 14.1.6 14.1.7 14.1.8 14.1.9	Screen-Printable Solder Resists (Thermal and UV Cure)	15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 15.2.6 15.2.7 15.2.8 15.2.9 15.2.10 15.2.11	Delamination or Insufficient Squeeze-Out . 15-11 Incorrect Radius . 15-11 Delamination of Stiffener . 15-12 Flex Edge Damage . 15-12 Open . 15-13 Delamination . 15-13 Delamination . 15-13 Foreign Material . 15-14 Holes in Flex Area . 15-14 Holes Too Close to Transition Area . 15-15 Delamination . 15-15 Cu Nesting and Stacking (Telegraphing) . 15-16 Insufficient Bend Radius . 15-17
14.1.1 14.1.2 14.1.3 14.1.4 14.1.5 14.1.6 14.1.7 14.1.8 14.1.9 14.1.10	Screen-Printable Solder Resists (Thermal and UV Cure)	15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 15.2.6 15.2.7 15.2.8 15.2.9 15.2.10 15.2.11 15.2.12	Delamination or Insufficient Squeeze-Out . 15-11 Incorrect Radius . 15-11 Delamination of Stiffener . 15-12 Flex Edge Damage . 15-12 Open . 15-13 Delamination . 15-13 Delamination . 15-13 Foreign Material . 15-14 Holes in Flex Area . 15-14 Holes Too Close to Transition Area . 15-15 Delamination . 15-15 Cu Nesting and Stacking (Telegraphing) . 15-16 Insufficient Bend Radius . 15-17 Wrinkles in Flex Circuit Coverlay . 15-17
14.1.1 14.1.2 14.1.3 14.1.4 14.1.5 14.1.6 14.1.7 14.1.8 14.1.9 14.1.10 14.1.11	Screen-Printable Solder Resists (Thermal and UV Cure)	15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 15.2.6 15.2.7 15.2.8 15.2.9 15.2.10 15.2.11 15.2.12 15.2.13	Delamination or Insufficient Squeeze-Out . 15-11 Incorrect Radius . 15-11 Delamination of Stiffener . 15-12 Flex Edge Damage . 15-12 Open . 15-13 Delamination . 15-13 Delamination . 15-13 Foreign Material . 15-14 Holes in Flex Area . 15-14 Holes Too Close to Transition Area . 15-15 Delamination . 15-15 Cu Nesting and Stacking (Telegraphing) . 15-16 Insufficient Bend Radius . 15-17 Wrinkles in Flex Circuit Coverlay . 15-17 Wrinkling During Flexing of Material . 15-18
14.1.1 14.1.2 14.1.3 14.1.4 14.1.5 14.1.6 14.1.7 14.1.8 14.1.9 14.1.10 14.1.11 14.1.12	Screen-Printable Solder Resists (Thermal and UV Cure)	15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 15.2.6 15.2.7 15.2.8 15.2.9 15.2.10 15.2.11 15.2.12 15.2.13	Delamination or Insufficient Squeeze-Out . 15-11 Incorrect Radius . 15-11 Delamination of Stiffener . 15-12 Flex Edge Damage . 15-12 Open . 15-13 Delamination . 15-13 Delamination . 15-13 Foreign Material . 15-14 Holes in Flex Area . 15-14 Holes Too Close to Transition Area . 15-15 Delamination . 15-15 Cu Nesting and Stacking (Telegraphing) . 15-16 Insufficient Bend Radius . 15-17 Wrinkles in Flex Circuit Coverlay . 15-17 Wrinkling During Flexing of Material . 15-18 Too Rigid for Depanelization . 15-19
14.1.1 14.1.2 14.1.3 14.1.4 14.1.5 14.1.6 14.1.7 14.1.8 14.1.9 14.1.10 14.1.11 14.1.12	Screen-Printable Solder Resists (Thermal and UV Cure)	15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 15.2.6 15.2.7 15.2.8 15.2.9 15.2.10 15.2.11 15.2.12 15.2.13 15.2.14 15.2.15	Delamination or Insufficient Squeeze-Out . 15-11 Incorrect Radius
14.1.1 14.1.2 14.1.3 14.1.4 14.1.5 14.1.6 14.1.7 14.1.8 14.1.9 14.1.10 14.1.11 14.1.12	Screen-Printable Solder Resists (Thermal and UV Cure)	15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 15.2.6 15.2.7 15.2.8 15.2.9 15.2.10 15.2.11 15.2.12 15.2.13 15.2.14 15.2.15	Delamination or Insufficient Squeeze-Out . 15-11 Incorrect Radius . 15-11 Delamination of Stiffener . 15-12 Flex Edge Damage . 15-12 Open . 15-13 Delamination . 15-13 Poreign Material . 15-14 Holes in Flex Area . 15-14 Holes Too Close to Transition Area . 15-15 Delamination . 15-15 Cu Nesting and Stacking (Telegraphing) . 15-16 Insufficient Bend Radius . 15-17 Wrinkles in Flex Circuit Coverlay . 15-17 Wrinkling During Flexing of Material . 15-18 Too Rigid for Depanelization . 15-19 Tables 1 Drilling Variables and Effects . 7-1
14.1.1 14.1.2 14.1.3 14.1.4 14.1.5 14.1.6 14.1.7 14.1.8 14.1.9 14.1.10 14.1.11 14.1.12 14.1.13 14.2	Screen-Printable Solder Resists (Thermal and UV Cure). 14-1 Misregistration 14-2 Incomplete Cure (Thermal-Cure Inks) 14-3 Incomplete Cure (UV-Cure Inks) 14-3 Adhesion Failure 14-4 Solder Resist on Lands or in Holes 14-4 Solder Mask Adhesion Failure after Hot-Air Leveling 14-5 Over-Cure of Solder Mask 14-5 Insufficient Moisture/Insulation Resistance 14-5 Skipping 14-6 Boards Sticking to Screen 14-6 Dry-Film Solder Resist 14-7 Liquid Photoimageable (LPI) Solder Resist 14-14 Temporary Protective Coatings 14-20	15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 15.2.6 15.2.7 15.2.8 15.2.9 15.2.10 15.2.11 15.2.12 15.2.13 15.2.14 15.2.15	Delamination or Insufficient Squeeze-Out . 15-11 Incorrect Radius
14.1.1 14.1.2 14.1.3 14.1.4 14.1.5 14.1.6 14.1.7 14.1.8 14.1.9 14.1.10 14.1.11 14.1.12 14.1.13 14.2 14.2.1	Screen-Printable Solder Resists (Thermal and UV Cure)	15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 15.2.6 15.2.7 15.2.8 15.2.9 15.2.10 15.2.11 15.2.12 15.2.13 15.2.14 15.2.15	Delamination or Insufficient Squeeze-Out . 15-11 Incorrect Radius

Table 8-1	Electroless Cu Process—Problem	Figure 7-11	Residual Barrel Plating 7-11
	Sources and Subsequent Effects 8-13	Figure 7-12	Rough Punched-Hole Edge
Table 8-2	Critical Contaminants for Electroless Cu Working Bath and Their Symptoms 8-22	Figure 7-13	Lifted Foil
Table 9-1	Surface Preparation Method by Laminate Thickness9-18	Figure 7-14	Laser Drill through Microvia Target Pad
Table 12-1	Laminate Process – Problem Sources	Figure 7-15	Penetrated Capture Pad
14010 12 1	and Subsequent Effects	Figure 7-16	Target Pad Delamination
	Figures	Figure 7-17	Insufficient Contact Area
Figure 1-1	Photo Resist Under-Exposure 1-2	Figure 7-18	Microvia Plating Separation 7-22
Figure 3-1	Grid Outline	Figure 8-1	Drill Smear 8-2
Figure 3-2	Grid Outline	Figure 8-2	Before Smear Removal (Left) and
Figure 3-3	Fiducials		After Desmear (Right) 8-3
Figure 3-4	Datum Lines Outside of Board 3-4	Figure 8-3	Uneven Smear/Resin Removal 8-3
Figure 3-5	Non-matching Layout	Figure 8-4	Excessive Resin Removal 8-4
Figure 3-6	Tooling Holes	Figure 8-5	Recessed Fibers
Figure 3-7	Signal Integrity Test	Figure 8-6	Wicking Along Glass Fibers 8-6
Figure 4-1	Raster Scanning vs. Vector Plotting 4-1	Figure 8-7	Wedge Void 8-7
Figure 4-2	Negative vs. Positive Working	Figure 8-8	Excessive Negative Etchback 8-8
C	Phototools 4-3	Figure 8-9	Drill Smear 8-9
Figure 4-3	Dimension Change in Polyester Phototools	Figure 8-10	Poor Drill Quality 8-10
	(Size Change During Drying) 4-3	Figure 8-11	Glass Gouge 8-10
Figure 5-1	Edge Fracture 5-1	Figure 8-12	Resin Between Microvia and
Figure 5-2	Dent in Foil 5-2	E: 0.12	Target Pad
Figure 5-3	Thin Material Fracture 5-3	Figure 8-13	Plating Void on Resin-Rich Area of PTH 8-11
Figure 6-1	Cu Embedded in Resin 6-4	Figure 8-14	Insufficient Cu Plating Coverage
Figure 6-2	Etch Pit	1184110 0 1 .	on Glass Fibers 8-12
Figure 6-3	Dark Spots within Laminate or Prepreg Caused by Embedded Fibers 6-6		Electroless Voids
Figure 6-4	Metal Scratch		PTH Plating Voiding
Figure 6-5	Shiny Spot on Cu Laminate 6-8	Figure 8-17	Resin Voids
Figure 6-6	Void in Laminate 6-9	Figure 8-18	PTH Cu Plating Pull-Away from Hole Wall8-16
Figure 6-7	Cu Foil Crack Near Plated Cu 6-10	Figure 8-19	Excessive Foam 8-17
Figure 7-1	Hole Misregistration	Figure 8-20	Epoxy Voids 8-18
Figure 7-2	Resin Smear on Exposed Internal Cu Layer in Hole	Figure 8-21	Blistered Cu
Eigung 7.2	•	Figure 8-22	Fingerprint 8-19
Figure 7-3	Fiber Protrusion from Surrounding Resin	Figure 8-23	Electroless Cu Voids Caused by Ineffective Catalyst Bath 8-21
Figure 7-4	Nailheading	Figure 8-24	Voids Caused by
Figure 7-5	Haloing	<i>5</i>	Improper Acceleration 8-22
Figure 7-6	Plating Over Rough Hole Wall 7-7	Figure 8-25	Electroless Cu Deposits 8-23
Figure 7-7	Burrs on Cu Surface	Figure 8-26	PTH Plating Void on/Glass Area 8-26
Figure 7-8	Debris in Hole	Figure 8-27	Plating Void on Resin Area Only 8-27
Figure 7-9	Curl Chip	Figure 8-28	Cu Blister / Hole Wall Pull-Away 8-28
Figure 7-10	Excess Cu in Back-Drilled hole 7-10	Figure 8-29	Deposits in PTH 8-29

_	Rough Plating on Surface 8-29	Figure 9-10	Comparison of Aluminum Oxide Particles
Figure 8-31	Rough Deposit	Figure 10 1	Photo Resist Under-Exposure
•	Partial Plating 8-40	_	Resist Scum/Residue
Figure 8-33	PTH Plating Voids Due to Air Bubble Entrapment 8-41	_	Insufficient Resist Bridging. 10-4
Eigura 9 24	•	_	
riguie 6-34	PTH Plating Void Due to Partial Etch-Out of Electroless Cu8-41	_	Underdeveloped Resist Areas
Figure 8-35	Nodular Plating with	_	Damaged Photoresist Image
Ç	Particulate Matter 8-42	_	Resist Breakdown and Lifting
Figure 8-36	Nodules Near Interface of	Figure 10-7	Skip Plating
	Resist Sidewall and Surface 8-42	_	Photoresist Residue 10-11
Figure 8-37	Plating Fold 8-43	_	Damaged Photoresist
Figure 8-38	Barrel Plating Cracks 8-44	_	Shadows. 10-15
Figure 8-39			Bubbles
Figure 8-40	Plating Nodules in Contact Area 8-46	_	Resist Ink That Ran Through Screen 10-17
Figure 8-41	Microvia Not Completely Filled 8-47	_	Slow Breakaway
Figure 8-42	Columnar Grain Structure 8-48		Pin-Holing
Figure 8-43	Nodules 8-49	•	Plating Resist Bleeding 10-18
Figure 8-44	Excess Foam 8-50	_	Voids in Conductor 10-19
Figure 8-45	Plating Pits 8-50	_	Ragged Conductor Lines 10-19
Figure 8-46	High-Density Interconnect (HDI)	_	Marred Ink
	Substrate with Plugged Vias 8-51	_	Deposition of Coating Film10-22
Figure 8-47	Over-Metallized Via-in-Pad 8-51	Figure 10-20	Nonuniform Oxide 10-26
Figure 8-48	Excessive CTE Leading to Plated Cu Lifting From Filled Via 8-52	Figure 10-21	Nonuniform Oxide Coating (Left) and Resist Residues on Surface (Right)10-27
Figure 8-49	Cracked Via Plug Caused by an	Figure 10-22	Nonuniform Oxide Coating10-30
	Uncontrolled and Excessively Fast Curing Process	Figure 11-1	Excessive Undercut
Figure 8-50	Filled Material Depression 8-54	Figure 11-2	Excess Cu
•	Insufficient Wrap Plating 8-54	Figure 11-3	Attacked Resist
Figure 8-52	Cu Plating Separation 8-55	Figure 11-4	Over-Etching
Figure 8-53	Filled Via Voiding 8-55	Figure 11-5	Under or Incomplete Etching 11-7
Figure 9-1	Examples of Brushes	Figure 11-6	Etch Resist Breaking Down, Leading to Opens
Figure 9-2	Hole Void Due to Broken Tent 9-7	Figure 11-7	Over-Etching
Figure 9-3	Sample Results of	_	Under-Etching
F: 0.4	Brush Footprint Test	•	Over-Etching
Figure 9-4	Contact Profilometry Scan	•	Laminate Evaluation Area Overview 12-1
Figure 9-5	Example Optical Profilometry (Surface Data)	_	Breakout
Figure 9-6	Preferred Roughness and Speed Ranges for Brush Types	Figure 12-4	Example of Bow (Left) and Twist (Right)
Figure 9-7	Preferred Roughness and	Figure 12-5	Laminate Voids 12-6
Č	Cutting Speed for Brush Types 9-16	Figure 12-6	Resin Starvation
Figure 9-8	Water Break Test 9-17	-	Pits
Figure 9-9	Pumice Particle Size		Measling
	Distribution Chart	Figure 12-9	Misaligned Internal Layers 12-10

Figure 12-10	Severe Misregistration	Figure 14-4	Air Entrapment
Figure 12-11	Resin Fracture	Figure 14-5	Solder Mask Wrinkle14-8
Figure 12-12	Examples of Delamination 12-12	Figure 14-6	Resist on Land
Figure 12-13	Line of Laminate Voids	Figure 14-7	Development Time Too Long 14-10
Figure 12-14	Delamination and Blister	Figure 14-8	Solder Resist Breakdown 14-11
Figure 12-15	Conductive Anodic Filament (CAF) 12-16	Figure 14-9	White Residue on Solder Resist 14-11
Figure 12-16	Dielectric Thickness Violated 12-17	Figure 14-10	Adhesion Failure 14-13
Figure 12-17	Misregistration of Layers on	Figure 14-11	Exposed Features after Solder Resist 14-14
	Different Cores	Figure 14-12	Bubbles in Dried Resist Film 14-16
	Prepreg Separation	Figure 14-13	Solder Resist on Holes 14-18
Figure 12-19	Light Colored Areas Over Innerlayer Oxide Surface	Figure 14-14	Solder Leveling Adhesion Failure 14-19
Figure 12-20	Blisters and Delamination 12-25	Figure 14-15	Unsoldered Lands 14-20
•	Blisters	Figure 15-1	Poor Coverlay Coverage Caused by
	Incomplete Hole Fill	Eigung 15 2	Surface Preparation
-	Weave Exposure	Figure 13-2	Poor Coverlay Coverage Caused by Poor Mechanical Preparation 15-2
-	Dry Glass Weave	Figure 15-3	Adhesive Squeeze-Out
_	Skip Plating		Adhesive Squeeze-Out – Foil Surface 15-3
	Lack of Plating	Figure 15-5	Access Hole Misregistration 15-3
Figure 13-3	Rough Plating	Figure 15-6	Plating Defects on Flex 15-4
Figure 13-4	Stray Plating	Figure 15-7	Transition Zone Squeeze-Out 15-5
Figure 13-5	Skip Plating	Figure 15-8	Solder Wicking
Figure 13-6	Ni Foot	Figure 15-9	Voids in Flex
Figure 13-7	Stray Plating	Figure 15-10	Etchback
Figure 13-8	Hyper Corrosion	Figure 15-11	Smear Removal
Figure 13-9	Au Peeling Away from Ni 13-10	Figure 15-12	Poorly Trimmed Edges 15-10
Figure 13-10	Nonuniform OSP Coating 13-12	Figure 15-13	Ag Film
Figure 13-11	Excess OSP	Figure 15-14	Insufficient Squeeze-Out15-11
Figure 13-12	Incomplete Solder Flow-Up 13-13	Figure 15-15	Incorrect Radius
Figure 13-13	Etch Artifacts	Figure 15-16	Stiffener Delamination 15-12
Figure 13-14	Plating Artifacts	Figure 15-17	Flex Edge Damage 15-12
Figure 13-15	Missing Surface Cu Plating 13-27	Figure 15-18	Flex Open
Figure 13-16	Flex Deformation	Figure 15-19	Delamination Due to Fabrication \dots 15-13
Figure 13-17	Cap Plating Pulled Off 13-28	Figure 15-20	Instances of Foreign Material 15-14
Figure 13-18	Staggered Via Failure	Figure 15-21	Holes in Flex Area
Figure 13-19	Microvia Voids	Figure 15-22	Holes in Transition Areas 15-15
Figure 13-20	Rim Void	Figure 15-23	Delamination
Figure 13-21	Rim Void	Figure 15-24	Examples of Good and Bad Cu Nesting
Figure 13-22	Rim Void		and Stacking Designs
Figure 13-23	Rim Void	-	Insufficient Radius
Figure 14-1	Misregistration	_	Wrinkle in Coverlay
Figure 14-2	Adhesion Failure		Wrinkling During Flexing 15-18
Figure 14-3	Skipping	Figure 15-28	Material Too Rigid for Depanelization . 15-19

Table of Contents Section 1

1	SCOPE
1.1	Purpose
1.2	Classification1-1
1.3	Use of "Lead" 1-1
1.4	Abbreviations and Acronyms 1-1
1.5	Terms and Definitions 1-1
1.6	IPC-9121 Format Example 1-1
1.7	Guidelines for Effective Troubleshooting and Process Control1-2
1.8	Parameter Analysis 1-3
1.8.1	Brainstorming 1-3
1.8.2	Process Audit
1.8.3	Initial Capability Study 1-3
1.8.4	Optimization
1.8.5	Confirmation and Final Capability Assessment
1.8.6	Parameter Control 1-4
1.8.7	Corrective Action Plan 1-4

Troubleshooting for Printed Board Fabrication Processes Section 1 – Scope

1 SCOPE

This handbook provides problems, causes and possible corrective actions related to printed board manufacturing processes.

- **1.1 Purpose** The purpose of this standard is to help designers, manufacturers and users of printed boards to troubleshoot fabrication processes to build electronics better.
- **1.2 Classification** IPC standards recognize that electrical and electronic assemblies are subject to classifications by intended end-item use. Three general end-product classes have been established to reflect differences in manufacturability, complexity, functional performance requirements, and verification (inspection/test) frequency. It should be recognized that there may be overlaps of equipment between classes.

CLASS 1 General Electronic Products

Includes products suitable for applications where the major requirement is function of the completed assembly.

CLASS 2 Dedicated Service Electronic Products

Includes products where continued performance and extended life is required, and for which uninterrupted service is desired but not critical. Typically, the end-use environment would not cause failures.

CLASS 3 High Performance/Harsh Environment Electronic Products

Includes products where continued high performance or performance-on-demand is critical, equipment downtime cannot be tolerated, end-use environment may be uncommonly harsh, and the equipment must function when required, such as life support or other critical systems.

- 1.3 Use of "Lead" For readability and translation, the metallic element lead is always written as Pb.
- **1.4 Abbreviations and Acronyms** See Appendix A for full spellings of abbreviations (including elements) and acronyms used in this standard.
- 1.5 Terms and Definitions Terms and definitions shall be in accordance with IPC-T-50 and 1.6.1 through 1.6.32.
- **1.6 IPC-9121 Format Example** This document follows the general format seen below. In instances where there is no photo, a photo is not necessary or one could not be found. Potential test methods for discovery and verification are included in tables where applicable.

IPC encourages readers to submit process problems with photos as well as proposed causes and solutions to the IPC 7-24 Printed Board Process Effects Handbook Subcommittee. Submissions will be considered for document revisions.

IPC-9121A February 2022




Figure 1-1 Photo Resist Under-Exposure

CAUSE	ACTION
UV source inadequate	Check exposure intensity/wavelength/duration
Expose intensity inadequate	Review, reinstated exposure control procedures
Expose time inadequate	Review, reinstated exposure control procedures
Oxygen exposure of photoresist prior to exposure	Review photoresist shelf life
Potential test methods (discover)	Potential test method (verification)
AOI (line/space reproduction)	AOI
Etch-outs	Periodic UV photometer and step tablet exposure checks

- **1.7 Guidelines for Effective Troubleshooting and Process Control** One of the keys to effective problem solving is a structured routine that addresses key points each time a major problem is encountered. This section suggests steps to effectively find the cause of a problem and to solve it permanently. Refer to IPC-9191 for suggested methodology for statistical process control (SPC).
- 1. Before beginning a detailed troubleshooting project, use common sense in defining the problem.
 - Verify there is a problem.
 - Observe the defective product and compare it to the standard.
 - Identify the standard process and product and then determine any present deviation from the standard or any change in the product.
- 2. Establish whether operating procedures were followed and whether an assignable cause can be quickly identified as the reason for the problem.
 - Only continue into more detailed analysis if the initial questions do not lead to an obvious answer.
 - Even if the answer appears to be obvious, confirm the answer by operation of the process before closing the project.
- 3. Develop a clear, concise problem statement that quantifies the problem whenever possible and reduces the scope of the investigation to a manageable size.
- 4. Gather all pertinent data and facts.
 - Use statistical process control (SPC), historical data, records, logs, etc.
 - This includes temperature charts, analysis records, maintenance logs, etc.
- 5. Perform a causal analysis:
 - Producing out-of-specification parts requires immediate action (i.e., shut down the process).
 - Out-of-control processes require determination whether the process can continue to operate.
 - · Severe process variation requires evaluation of the severity and effect of the problem on the final product.
- 6. Develop an action plan which includes the procedures for addressing products produced during out-of-specification or out-of-control conditions. The plan should also indicate who should make those decisions. These issues include but are not limited to:
 - Disposition of the defective material (repair, scrap, replace, etc.).

- Checking the effect on scheduled delivery.
- Informing the effect on scheduled delivery.
- Request for nonconformance authority or Material Review Board (MRB) action.
- Establish a corrective action plan to reduce or eliminate the likelihood of recurrence.
- 7. Conduct a Measurement System Evaluation, which is a means used to detect and identify the problem. This includes not only the measuring apparatus, but also:
 - The sampling method.
 - The operator (and his/her instructions).
 - Accuracy and calibration of equipment.
 - Environmental factors (e.g., lighting, temperature, and relative humidity (RH))
- 8. The variation inherent in the measurement of attribute data and responses that are subjective in nature can be addressed. The evaluation is more complex in nature, but it is still an essential part of the analysis of the problem. IPC-9191 discusses this subject in greater detail.
- **1.8 Parameter Analysis** The purpose of parameter analysis, as detailed in IPC-9191, is to establish cause-effect relationships and to identify, isolate and rank major sources of variation. Common sources are:
- Positional variation (within a piece).
- Cyclical variation (piece to piece).
- Temporal variation (over time).
- **1.8.1 Brainstorming** The development of a cause-and-effect diagram by a cross-functional problem-solving team is critical to the identification of variables to be studied. Care should be taken to include representatives of the disciplines that are part of the process being studied, such as engineering, quality, manufacturing operators, analysis laboratory, etc.

Identify all possible causes of the problem, including process steps, raw materials, materials handling, inspection and personnel (i.e., 'fishbone' diagram for root cause analysis). The ranking of these factors by the problem-solving team should be used to establish those factors that will be studied experimentally. The problem-solving team should, at a minimum, include manufacturing engineers, quality engineering and operators who are intimate with the process. The team should take care to openly consider new ideas on the problem.

Situations may occur in which the formation of a brainstorming team is inappropriate. Only someone with troubleshooting experience should make the decision to approach a problem alone. Considerable time and effort can be wasted by failure to get input from all knowledgeable sources.

- **1.8.2 Process Audit** Process an audit by reviewing the entire operation (e.g., documentation, transfer, handling, processing, etc.). Identify current conditions and compare to the standard. Define process windows. An audit is best conducted by someone not directly involved in the day-to-day operation of the process.
- **1.8.3 Initial Capability Study** Initial capability studies are ideally done before the process is accepted for production. This means creating a match between the process and the product, and it results in a process control window that is capable of producing the product.

One approach to troubleshooting that quantifies improvement for reporting to management involves a capability assessment. IPC-9191 discusses in greater detail the generation of capability indices. This step promotes a clear understanding of the process matrices, but it requires time and resources.

1.8.4 Optimization This step includes the variety of techniques used to isolate factors that affect the response being studied. The most important technique is to alter one-factor-at-a-time change. Comparison of the output at both settings is mandatory to establish the real effect of the process change. Outside factors that are not controlled when a new factor setting is evaluated can cause incorrect conclusions to be drawn.