



IPC-7093A

Design and Assembly Process Implementation for Bottom Termination Components (BTCs)

Developed by the Bottom Termination Components (BTC) Task Group (5-21h) of the Assembly and Joining Committee (5-20) of IPC

Users of this publication are encouraged to participate in the development of future revisions.

Contact:

IPC

Table of Contents

1 SCOPE	1	3.4 Inspection and Rework	11
1.1 Purpose	1	3.4.1 Quad Flat No-Lead (QFN) Solder Joint Inspection	11
1.2 Classification	1	3.4.2 Automated X-Ray Inspection (AXI)	11
1.3 Measurement Units	1	3.4.3 Failure Analysis	12
1.4 Definition of Requirements	1	3.4.4 Rework Considerations	12
1.5 Process Control Requirements	2	3.5 Needs and Expectations	12
1.6 Order of Precedence	2		
1.6.1 Clause References	2	4 COMPONENT CONSIDERATIONS	14
1.7 Use of “Lead”	2	4.1 General Description of Different BTC Packages	14
1.8 Abbreviations and Acronyms	2	4.2 Detailed Description and Standards for BTCs	16
1.9 Terms and Definitions	2	4.2.1 Single-Row Molded Lead-Frame-Based Packaging	16
1.9.1 Bottom Termination Component (BTC)	2	4.2.2 Multiple-Row Molded Lead-Frame-Based Packaging	16
1.9.2 Wettable Side Flank	2	4.2.3 Plastic-Quad, Dual-Inline, Square and Rectangular No-Lead Packages	16
1.9.3 Exposed Die Paddle	2	4.2.4 Punch-Singulated Fine Pitch Square Very Thin and Ultra-Thin Profile Lead-Frame-Based Quad No-Lead Staggered Dual-Row Packages	20
1.9.4 Thermal Pad	2	4.2.5 Quad No-Lead Staggered and In-Line Multiple-Row Packages	23
1.9.5 Thermal Via	2	4.3 Detailed Description of Quad Flat No-Lead (QFN) and Small Outline No-Lead (SON) / Dual Flat No-Lead (DFN) Packages	26
2 APPLICABLE DOCUMENTS	2	4.3.1 Manufacturing Methods	26
2.1 IPC	2	4.3.2 Types of Defects	30
2.2 Joint Standards	3	4.3.3 Marking Alternatives	32
2.3 ASME	4	4.3.4 Materials Used	32
2.4 IEC	4	4.3.5 Solderability Testing	32
2.5 JEDEC	4	4.4 Custom Quad Flat No-Lead (QFN) and Small Outline No-Lead (SON) / Dual Flat No-Lead (DFN) Packaging	33
3 GENERAL OVERVIEW OF BTCS	5	4.5 Description of Commercial Variations	33
3.1 BTC Types	5	4.5.1 Detailed Description of Micro Lead Frame (MLF), Micro Lead Package (MLP) and Micro Lead Frame Plastic (MLFP) Components	33
3.1.1 BTCS with Thermal Die Paddle	5	4.5.2 Detailed Description of Leadless Lead Frame Package (LLP) and Lead Frame Chip Scale Package (LFCSP) Components	36
3.1.2 BTCS without Thermal Die Paddle	5	4.6 Land Grid Arrays (LGAs)	38
3.1.3 Flip Chip QFN (FC-QFN)	5	4.6.1 Land Grid Array (LGA) Construction	39
3.1.4 Land Grid Array (LGA)	5	4.6.2 Manufacturing Methods for Substrate-Based LGAs	41
3.1.5 Other BTC Designations	5	4.6.3 Types of Defects	42
3.1.6 BTC Device Manufacturer Acronyms	6		
3.1.7 Description of Different Component Structures	6		
3.2 Total Cost of Ownership	9		
3.3 Design and Assembly Process Considerations for QFN Type BTC Packages	9		
3.3.1 Current-Carrying Requirements and Thermal Dissipation	9		
3.3.2 Electrical Performance	10		
3.3.3 Selection of Solder Paste Type, Stencil Design and Solder Paste Printing	10		
3.3.4 Single Thermal Pad Design	10		
3.3.5 Multiple-Thermal-Pads Design	10		
3.3.6 Wettable Side Flank	10		

4.6.4	Assembly Challenges Mounting Land Grid Array (LGA) Packages	42	6.11	Thermal Pad Design Options	64
4.6.5	HDI Process	42	6.11.1	Solder Mask Defined (SMD) Thermal Pad Design	66
5	PRINTED BOARDS AND OTHER MOUNTING STRUCTURES	44	6.11.2	Open-Cu Thermal Pad Design	69
5.1	High-Density Interconnect (HDI) Build-Up Layers	44	6.11.3	Via Tenting Thermal Pad Design	73
5.2	Base Materials Considerations	44	6.11.4	Encroached Via Thermal Pad Design	74
5.3	Moisture Absorption	44	6.11.5	Via-in-Pad Plated-Over (VIPPO) Thermal Pad Design	74
5.4	Surface Finishes	44	6.11.6	Floating Mask Thermal Pad Design	77
5.4.1	Hot-Air Solder Leveling (HASL)	46	6.12	Design for Cleaning Considerations	79
5.4.2	Organic Solderability Preservative (OSP) Coatings	46	6.13	Stencil Design Considerations	81
5.4.3	Electroless Ni/Immersion Au (ENIG)	46	6.13.1	Thermal Pad Stencil Design	81
5.4.4	Electrolytic Ni/Electroplated Au (ENEGL)	46	6.13.2	Perimeter I/O Stencil Design	85
5.4.5	Electroless Ni/Electroless Pd/Immersion Au (ENEPIG)	47	6.14	Stencil Aperture Reductions	85
5.4.6	Immersion Ag	47	6.15	Important Considerations When Designing for BTCs	86
5.4.7	Immersion Sn	47	6.15.1	Ganged Solder Mask Openings on I/O Terminals	86
5.4.8	Solid Solder Deposition	47	6.15.2	Mirrored Quad Flat No-Leads (QFN) Constructions	86
5.5	Silk Screen	49	6.16	Random Via Locations	86
5.6	Site Flatness, Bow and Twist	50	7	ASSEMBLY OF BTCs ON PRINTED BOARDS	86
6	PRINTED BOARD DESIGN CONSIDERATIONS ..	50	7.1	BTC Component Considerations	86
6.1	Design for Assembly Considerations	50	7.1.1	Incoming Packaging Formats	87
6.2	BTC Land Pattern Design Process	50	7.1.2	BTC Temperature Sensitivity	88
6.3	Package Variations	51	7.1.3	BTC Moisture Sensitivity Considerations	88
6.4	BTC Land Pattern and Component Symbol Coding	52	7.1.4	BTC Termination Finishes and Solderability ..	88
6.5	Circuit Routing Considerations / Thermal Via Keep-Outs	53	7.2	Printed Board Considerations	89
6.6	Important BTC Package Elements for Physical Design	53	7.2.1	Printed Board Design Impact on Solder Joint Fillet Formation	89
6.6.1	Termination Formats	53	7.2.2	Assembly-Induced Warpage	90
6.7	BTC Land Patterns and Component Symbol Coding	53	7.3	Assembly Materials	90
6.8	Solder Mask Design	54	7.3.1	Solder Alloy Mounting Methods	90
6.8.1	Encroached Vias	54	7.3.2	Solder Paste	90
6.8.2	Solder Mask Design for I/O Cu Pads	54	7.3.3	Solder Preforms	90
6.8.3	Solder Mask Design for Thermal Pads	56	7.3.4	Solder Alloy	90
6.8.4	Perimeter I/O Cu Pad Design	57	7.3.5	Flux Chemistry Considerations	91
6.9	HDI Considerations	58	7.3.6	Edge/Corner Bond Materials, Underfills and Adhesives	91
6.10	Cu Thermal Pad Design	59	7.4	BTC Cleaning Process	91
6.10.1	Thermal Via Types	59	7.5	Solder Printing and Deposition	92
6.10.2	Key Thermal Pad Design Elements	60	7.5.1	Solder Stencil Printing Considerations	92
6.10.3	Thermal Pad Via Counts and Arrangement	62	7.5.2	Jetting and Dispensing	93
6.10.4	Thermal Via Standard Grids	62	7.5.3	Solder Dipping of BTC Components	94
6.10.5	Inadequate Via Quantity	64	7.6	Solder Paste Inspection	94
			7.7	Component Placement	95
			7.8	Solder Joint Reflow	95

7.8.1	Reflow Atmosphere	96	8.4.1	Time Zero Assembly Analysis by Endoscopy	111
7.8.2	Time and Temperature Profiles	96	8.4.2	Accelerated Life Testing for Thermomechanical Reliability	112
7.8.3	Unique Profile for Each Printed Board Assembly	97	8.4.3	Accelerated Lifetime Testing for Reliability Under Damp Heat	113
7.8.4	Effects of Materials on Flux Activation, Component Damage and Solderability	97	9	TROUBLESHOOTING	113
7.9	Thermal Profiling for BTCs	98	9.1	Assembly and Fabrication Issues	113
7.10	Process Control and Monitoring Points for BTCs	99	9.1.1	Printed Board Supplier Solder Mask Alterations	113
7.11	Production-Level Inspection	99	9.1.2	SMT Stencil Alterations	114
7.11.1	Automated Solder Paste Inspection (SPI)	99	9.1.3	Alternate SMT Stencil Printing Methods	114
7.11.2	Automated Optical Inspection (AOI)	100	9.1.4	Thermal Pad Voiding	114
7.11.3	Automated X-Ray Inspection (AXI)	102	9.1.5	I/O Pad Voiding	114
7.11.4	Manual Visual Inspection	103	9.1.6	I/O Opens and Bridging	114
7.12	Rework and Repair	104	9.2	BTC Assembly Troubleshooting	115
7.12.1	Hot-Air Rework	104	9.2.1	BTC Open Joints	115
7.12.2	Alternative Methods	104	9.2.2	Solder Attachment Failures	115
7.12.3	I/O Lead Manual Touch-Up	105			
7.13	Conformal Coating of BTCs	105			
7.14	Mechanical Heat Sink Usage	105			
7.15	Production-Level Testing	106			
7.15.1	Electrical Testing	106			
7.15.2	Functional Test (FT) Coverage	106			
7.15.3	Burn-In Testing	106			
7.15.4	Product Screening Tests	106			
8	RELIABILITY CONSIDERATIONS FOR BTCs	106			
8.1	Introduction and Reliability Fundamentals of BTCs	106			
8.1.1	Mechanical Reliability	107			
8.1.2	Thermomechanical Reliability	107			
8.1.3	Electrochemical Reliability	107			
8.2	Designing for BTC Reliability – Thermomechanical Loads	108			
8.2.1	Printed Board Design Considerations	108			
8.2.2	Printed Board Thickness	108			
8.2.3	Wettable Side Flank Effect on Reliability	108			
8.2.4	Land Size and Pitch	109			
8.2.5	BTC Package Stand-Off	109			
8.2.6	Benefits of Reinforcement	110			
8.2.7	Mold Compound Material	110			
8.2.8	Die Size	110			
8.2.9	Solder Joint Microstructure Embrittlement	110			
8.3	Designing for BTC Reliability – Electrical and Thermal Loads	110			
8.3.1	Voids in Thermal Pad	110			
8.4	Reliability Testing	111			
			APPENDIX A	Index of Acronyms and Abbreviations	118
				Figures	
			Figure 1-1	Various Forms of BTCs	1
			Figure 3-1	Bottom Side of a Flip Chip QFN (FC-QFN) Showing Irregular Solder Terminations	5
			Figure 3-2	BTC Packages without Thermal Pads (Top and Bottom View)	6
			Figure 3-3	Single Thermal Pad QFN Device Example (Top and Bottom View)	7
			Figure 3-4	Multiple Thermal Pad Design Example	7
			Figure 3-5	Saw-Singulated BTC Packages	8
			Figure 3-6	Package Thickness Comparison	8
			Figure 3-7	Example of a Printed Board Land Pattern with a Single Thermal Pad Containing Vias ..	10
			Figure 3-8	Examples of Printed Board Land Patterns with Multiple Thermal Pads	11
			Figure 3-9	Comparison of a Standard BTC Termination and a Wettable Side Flank BTC Termination ..	11
			Figure 3-10	Step-Cut Quad Flat No-Lead (QFN) Package Assembly Process	12
			Figure 3-11	Sn-Plated Step-Cut Quad Flat No-Lead (QFN) Lead Frame	12
			Figure 3-12	Concave Depression Etched into the Bottom Surface of the Contact	13
			Figure 3-13	Cross-Sectional Representations of Wettable Flank Terminations for Mechanical Precut Process (Left) and Dimple-Formation Chemical Etch Process (Right)	13
			Figure 3-14	Microscopic Images of Common Pin Modifications	13
			Figure 3-15	Transparent View of a DFN Package	14

Figure 3-16	Detailed View on Side Wettable Flank Features of a DFN Package	14	Figure 4-30	Example of Half-Etch Pull-Back Contact and Full-Etch No-Pull-Back Perimeter Contact Configurations	30
Figure 4-1	Various Forms of BTC Parts	15	Figure 4-31	Plating Layer Construction Comparison	32
Figure 4-2	Singulated Land Grid Array (LGA) (Bottom of Device)	15	Figure 4-32	Detailed View of a Custom Site for a QFN	33
Figure 4-3	Basic Single-Row Lead-Frame-Based Small Outline No-Lead (SON)-Quad Flat No-Lead (QFN) Package Assembly Model	16	Figure 4-33	Example 28 I/O Micro Lead Frame (MLF) Package	33
Figure 4-4	Basic Multiple-Row Quad Flat No-Lead (QFN) Package Assembly Model	16	Figure 4-34	Micro Lead Package (MLP)	33
Figure 4-5	Terminal Configuration for Single-Row Small Outline No-Lead (SON) and Quad Flat No-Lead (QFN) Packaging	16	Figure 4-35	Micro Lead Frame Plastic Package (MLFP) ..	34
Figure 4-6	JEDEC-Defined Package Outlines for Single-Row Small Outline No-Lead (SON) and Quad-Flat No-Lead (QFN) Packaging	17	Figure 4-36	JEDEC MO-220 Package Outline	34
Figure 4-7	Terminal Design Variations for Single-Row Small Outline No-Lead (SON) and Quad Flat No-Lead (QFN) Packaging	18	Figure 4-37	QFN Contact Design	35
Figure 4-8	Terminal Contact Layout	19	Figure 4-38	Lead Frame Chip Scale Package (LFCSP) ...	36
Figure 4-9	Depopulation Schemes for Single-Row Quad Flat No-Lead (QFN) Packaging	19	Figure 4-39	Leadless Lead Frame Package (LLP)	36
Figure 4-10	Corner Terminals and Exposed Heat Spreader	19	Figure 4-40	Typical Leadless Lead Frame Package (LLP) and Lead Frame Chip Scale Package (LFCSP) Outline Detail	37
Figure 4-11	Metallized Terminal	20	Figure 4-41	Examples of Land Grid Array (LGA) Packages	38
Figure 4-12	Fine-Pitch Two-Row Quad Flat No-Lead (QFN) Packaging	20	Figure 4-42	Air Cavity and Over-Molded Land Grid Array (LGA) Constructions	39
Figure 4-13	Quad Flat No-Lead (QFN) Dual-Row Package (Top and Side Views)	21	Figure 4-43	Sample Ball Grid Array (BGA) Process Flow	39
Figure 4-14	Outer and Inner Terminal Layout Variations ...	22	Figure 4-44	Sample Molded Land Grid Array (LGA) Process Flow	40
Figure 4-15	Two-Row Terminal Layout	22	Figure 4-45	Sample Air Cavity Land Grid Array (LGA) Process Flow	40
Figure 4-16	Notch Feature on Exposed Die-Attach Pad ...	23	Figure 4-46	Top (Primary) View of Land Grid Array (LGA) Printed Board	41
Figure 4-17	Two- and Three-Row Quad Flat No-Lead (QFN) Package Examples	23	Figure 4-47	Bottom (Secondary) View of Land Grid Array (LGA) Printed Board	41
Figure 4-18	Basic Two-Row Terminal Layout Variations ...	24	Figure 5-1	Cross-Section of HASL-Coated Lead; Not Flat	46
Figure 4-19	Basic Three-Row Terminal Layout Variations	24	Figure 5-2	Nonuniform HASL Pads (Left) and Coordinate Measuring Machine (CMM) Image Showing HASL Coating Variation (Right)	46
Figure 4-20	Contact Geometry Variations	25	Figure 5-3	Solid Solder Deposition (SSD) Application Basic Fabrication Steps	48
Figure 4-21	Basic Quad Flat No-Lead (QFN) Package Outline Drawing	25	Figure 5-4	SSD Process Steps	49
Figure 4-22	Pin 1 Location Option	26	Figure 5-5	Silk Screen Thickness Measurement on Solder Mask	49
Figure 4-23	Various BTC Packages	26	Figure 6-1	Quad-Flat No-Lead (QFN) / Small-Outline No-Lead (SON) Family of Bottom Termination Components (BTC)	51
Figure 4-24	Typical Die Attach Side Lead Frame with NiPdAu Finish for QFNs	27	Figure 6-2	BTC Printed Board Land Pattern Dimensions	52
Figure 4-25	Typical Solder Pad Side of a Quad Flat No-Lead (QFN) Panel with Tape Over the Lead Frame	27	Figure 6-3	Comparing Pull-Back (Left) and No Pull-Back Configurations (Right)	53
Figure 4-26	Quad Flat No-Lead (QFN) Fabrication with Saw Singulation	28	Figure 6-4	Bottom (Left) and Inclined (Right) Microscopic Images of Pull-Back Leads on a Quad Flat No-Lead (QFN) Package	53
Figure 4-27	Over-Molded Lead Frame Configuration	28	Figure 6-5	Cross-Sectional Microscopic Image of Pull-Back	53
Figure 4-28	Quad Flat No-Lead (QFN) Fabrication with Punch Singulation	29	Figure 6-6	Comparing Solder Mask Off Via Land with a Solder Mask Encroached Via Land	54
Figure 4-29	Comparing Punch-Singulated and Saw-Singulated Packages with Wire Bond Options	29	Figure 6-7	Comparing Optional Solder Mask Variations	54

Figure 6-8	NSMD I/O Design Example	55	Figure 6-38	Process Variation (Blue Gaussian Curve) Results in Filled Vias if the Nominal Solder Volume Is Set to V_{max}	72
Figure 6-9	Singulated and Ganged I/O Terminations	55	Figure 6-39	Micrograph of Quad Flat No-Lead (QFN) Land with Open-Cu Thermal Pad Design (Left), Solder Print Window Pattern (Middle) and X-Ray Image After Reflow (Right)	72
Figure 6-10	Ganged I/O Terminations with Solder Mask Opening	55	Figure 6-40	Open-Cu Via Design without Solder Mask (Left) and with Encroached Solder Mask (Right) on the Bottom Side of the Printed Board	72
Figure 6-11	Surface Power/Ground Flooding into QFN Device	56	Figure 6-41	Design with Top-Side Solder Mask Via Tenting	73
Figure 6-12	Printed Board Supplier Removal of Solder Mask Web	56	Figure 6-42	Via-in-Pad Plated-Over (VIPPO) Thermal Pad Illustration and Cross-Section	75
Figure 6-13	Solder Mask Defined (SMD) (Left) and Non-Solder Mask Defined (NSMD) (Right) Exposed-Pad Soldering Design Options	56	Figure 6-43	Via-in-Pad Plated-Over (VIPPO) Pad Example	76
Figure 6-14	Exposed-Pad Soldering Area Singulated by Solder Mask Web	57	Figure 6-44	Floating Solder Mask Via Design Cross-Sectional and Planar Top Views	77
Figure 6-15	Bulbus Solder Joint Formation (Left) Pin Protrudes (Right) Beyond Package Body Edge	57	Figure 6-45	Singulated Mask Location vs. Tied Mask Location	78
Figure 6-16	Pad Larger Than Package Pin (Left) and Pin Pulled Back from Package Body Edge (Right)	57	Figure 6-46	Example Implementation of a Floating Solder Mask Design	78
Figure 6-17	Concave Solder Joint Formation (Left) and Pin Protrudes Beyond Package Body Edge (Right)	57	Figure 6-47	Cu Area Printed with Single Bulk Aperture (Left) and Cu Area Printed with Multiple Apertures (Right)	81
Figure 6-18	Pad Same Size as Package Pin (Left) and Pin Pulled Back from Package Body Edge (Right)	57	Figure 6-48	Voiding Levels Using Single Bulk Apertures (Left) and Voiding Levels Using Striped Apertures (Right)	82
Figure 6-19	HDI Build-Ups Possible with Laser-Via Generation	58	Figure 6-49	Optimized Striped and Bulk Thermal Pad Stencil Aperture Designs Based on Large Body (Top) and Small Body (Bottom) Package Sizes	83
Figure 6-20	HDI Build-Ups Possible with Etching and Mechanical Processes	59	Figure 6-50	Example of Thermal Pad Basis Percentage Coverage	84
Figure 6-21	Planarized and Capped Via Protection Example	60	Figure 6-51	Solder Aperture Basis Percentage Coverage	85
Figure 6-22	Via Protection Methods	61	Figure 6-52	1:1 Stencil Aperture Reductions	85
Figure 6-23	Cu Thermal Pad Design Showing Thermal Via and Thermal Paddle	62	Figure 6-53	Mirrored Quad Flat No-Lead (QFN) Example Structure	86
Figure 6-24	Printed Board Mean Thermal Resistance of an Array of Vias with a Given Via Density	62	Figure 7-1	JEDEC Tray Carrier Format	87
Figure 6-25	Orthogonal Array Structure (Left) and Hexagonal Array Structure (Right)	63	Figure 7-2	Elevated Process Windows Increasing Temperature-Sensitive Component (TSC) Risks	88
Figure 6-26	Random Thermal Via Placement Example – Not Recommended	63	Figure 7-3	Surface Defects Caused by Probe Marks	89
Figure 6-27	Inadequate Via Quantity	64	Figure 7-4	Resultant Good (Left) vs. Bad (Right) Solder Joint Formation for Pull-Back and No Pull-Back BTC Configurations	89
Figure 6-28	Heat Transfer Using Printed Board Thermal Pad	64	Figure 7-5	BTC with Outrigger Pads	90
Figure 6-29	BTC Thermal Pad Design Options	65	Figure 7-6	Solder Preform in Tape-and-Reel Format	90
Figure 6-30	Solder Mask Design (SMD)	66	Figure 7-7	Flux Residue Entrapment Area of Concern ...	91
Figure 6-31	Common Solder Mask Defined (SMD) Layouts for Fewer Than Nine Vias	68	Figure 7-8	Flux Residue Deposits Under a Dual-Row QFN	91
Figure 6-32	Common Solder Mask Defined (SMD) Layouts Incorporating Nine Vias	68	Figure 7-9	Recommended Aperture Dimensions for Commonly Used Stencil Thicknesses	93
Figure 6-33	Complex Solder Mask Defined (SMD) Layouts with Via Counts Ranging from Five to 31 or More	68	Figure 7-10	Comparison of Solder-Dipped and Not Dipped BTCS and Resultant No Solder Condition	94
Figure 6-34	Multiple Thermal Pad Design Example	68			
Figure 6-35	Open Thermal Through-Hole Via Structure ...	70			
Figure 6-36	Solder Protrusion Under Quad Flat No-Lead (QFN) Thermal Pad	70			
Figure 6-37	Graph of Soldered Area and Filling of Vias ...	71			

Figure 7-11	Assessing Maximum Off-Land Acceptance (Before Reflow)	95
Figure 7-12	Metal-Defined Land Solder Joint	96
Figure 7-13	Profile for SnPb Solder Reflow	97
Figure 7-14	Profile for SAC Alloy Solder Reflow	98
Figure 7-15	BTC Thermal Pad Thermocouple Location for Profile Verification (Red Marker)	98
Figure 7-16	Example Solder Paste Inspection Image of a Quad Flat No-Lead (QFN)	99
Figure 7-17	Microscopy Images of Wetted (Top, Left) and Nonwetted (Top, Right) Terminations of a MLF Package	100
Figure 7-18	Impact of Wetting Height	101
Figure 7-19	Good vs. Bad Wetted Pin (Side-Flank) Detection Using AOI	101
Figure 7-20	Quad Flat No-Lead (QFN) with Wettable Flanks	102
Figure 7-21	Cross-Section of Quad Flat No-Lead (QFN) with Wettable Flanks	102
Figure 7-22	X-Ray Images Using Various Techniques to Detect Missing Solder	103
Figure 7-23	Example BTC X-Ray Images Using Automated X-Ray Inspection (AXI) After Assembly	103
Figure 7-24	Solder Bumping Method Using a Stencil	104
Figure 8-1	Solder Crack in an I/O BTC Solder Joint Due to Coefficient of Thermal Expansion (CTE) Mismatch After 1,000 Cycles	107
Figure 8-2	Weibull Plot Demonstrating Thinner Printed Boards Result in Higher Fatigue Life	108
Figure 8-3	Land Size Effect on Fatigue Life of 7-mm BTC Packages	109
Figure 8-4	Plate-Up Bumped Option	109
Figure 8-5	Stand-Off Effect on Fatigue Life of a BTC	109
Figure 8-6	Heat Transfer with Exposed Pad Solder Joints	110
Figure 8-7	Calculation of Void Influence Within Exposed Pads on Overall R_{th}	111
Figure 8-8	Acceptable Thermal Pad Voiding Levels (< 30 % by Cross-Sectional Area)	111
Figure 9-1	Printed Board Manufacturer Removal of Solder Mask Web	113
Figure 9-2	Solder Deposits Not 1:1 with All Cu Pads	114
Figure 9-3	Zebra Printing on Open-Cu Thermal Pad	114
Figure 9-4	Cross-Section of BTC Open Joint	115
Figure 9-5	Open Shown in Cross-Section (Top) and Dye and Pull (Bottom)	115
Figure 9-6	Nonsolderable Land on LGA package	115
Figure 9-7	Nonwet Joints on a QFN	116

Figure 9-8	Insufficient Solder in Joint in QFN	116
Figure 9-9	Open Due to Tilted BTC	117
Figure 9-10	No Side Fillet	117
Figure 9-11	Microvoids in a BTC I/O Solder Joint	117

Tables

Table 3-1	Sample Listing of Some Common BTC Designations	5
Table 3-2	Total Cost of Ownership of BTCS	9
Table 4-1	Commercially Available Quad-Flat No-Lead (QFN) and Dual-Flat No-Lead (DFN) Package Configurations	15
Table 4-2	Terminal Width Variations for Small Outline No-Lead (SON) and Quad Flat No-Lead (QFN) Packages	20
Table 4-3	Body Outline and Maximum Terminal Count	21
Table 4-4	Contact Geometries	25
Table 4-5	Lead Frame Package Defects and Failure Modes	31
Table 4-6	Plating Systems Used on Metal Lead Frames	32
Table 4-7	Typical Package Outline and I/O for QFN	35
Table 4-8	Leadless Lead Frame Package (LLP) and Lead Frame Chip Scale Package (LFCSP) Contact Pitch and Width Variations	37
Table 4-9	Basic Material Elements for the Leadless Lead Frame Package (LLP) and Lead Frame Chip Scale Package (LFCSP) Devices	37
Table 4-10	Substrate-Based Land Grid Array (LGA) Defects and Failure Modes	43
Table 5-1	Key Attributed of Various Printed Board Surface Finishes	45
Table 6-1	Common BTC Technology Ranges	51
Table 6-2	BTC Thermal Pad Design Option Pros and Cons	66
Table 6-3	Solder Mask Defined (SMD) Design Point Parameters	69
Table 6-4	Open-Cu Thermal Pad Design Parameters	73
Table 6-5	Via Tenting Thermal Pad Design Parameters	75
Table 6-6	Via-in-Pad Plated-Over (VIPPO) Design Parameters	77
Table 6-7	Floating Solder Mask Design Parameters	79
Table 7-1	Particle Size Comparisons	92
Table 7-2	Pros and Cons of Common Stencil Technologies and Options	94
Table 7-3	Design and Process Control Points for BTCS ..	99
Table 7-4	Production-Level Inspection Stages Ensuring High-Quality BTC Manufacturing	99

Design and Assembly Process Implementation for Bottom Termination Components (BTCs)

1 SCOPE

This standard describes design and assembly guidance for implementing bottom termination components (BTCs). The focus of the information contained herein is on critical design, materials, assembly, inspection, repair, quality and reliability issues associated with BTCs.

This standard applies only to BTCs, which are components with planar terminations under the body with or without wet-table side terminations or flanks. Examples of BTCs include small-outline no-lead (SON), dual-flat no-lead (DFN), quad-flat no-lead (QFN), land grid array (LGA), etc. (see Section 4).

1.1 Purpose The purpose of this standard is to provide useful and practical information to those who use or are considering using BTCs. The target audiences for this document are physical designers, process engineers, reliability engineers and managers who are responsible for design, assembly, inspection and repair processes of printed boards and printed board assemblies. Information described in this standard enables high-quality and highly reliable BTC assembled devices operating within an electronic system.

This document also describes how to successfully implement robust design and assembly processes for printed board assemblies using BTCs as well as ways to troubleshoot some common anomalies which can occur during BTC assembly. For accept/reject criteria and requirements for BTC assemblies, see J-STD-001 and IPC-A-610.

Figure 1-1 provides an example of various forms of BTCs.




Figure 1-1 Various Forms of BTCs

1.2 Classification IPC standards recognize that electrical and electronic assemblies are subject to classifications by intended end-item use. Three general end-product classes have been established to reflect differences in manufacturability, complexity, functional performance requirements and verification (inspection/test) frequency. It should be recognized that there may be overlaps of equipment between classes.

CLASS 1 General Electronic Products

Includes products suitable for applications where the major requirement is function of the completed assembly.

CLASS 2 Dedicated Service Electronic Products

Includes products where continued performance and extended life is required, and for which uninterrupted service is desired but not critical. Typically, the end-use environment would not cause failures.

CLASS 3 High Performance/Harsh Environment Electronic Products

Includes products where continued high performance or performance-on-demand is critical, equipment downtime cannot be tolerated, end-use environment may be uncommonly harsh, and the equipment must function when required, such as life support or other critical systems.

1.3 Measurement Units All dimensions and tolerances in this specification are expressed in hard SI (metric) units. Users of this specification are expected to use metric dimensions. All dimensions ≥ 1.0 mm will be expressed in mm. All dimensions < 1.0 mm will be expressed in μm .

1.4 Definition of Requirements The words **shall** or **shall not** are used in the text of this document wherever there is a requirement for materials, preparation, process control or acceptance. The word “should” reflects recommendations and is used to reflect general industry practices and procedures for guidance only.