

### IPC-7092A

## Design and Assembly Process Implementation for Embedded Circuitry

Developed by the Embedded Circuitry Guideline Task Group (D-55a) of the Embedded Devices Process Implementation Subcommittee (D-55) of IPC

#### Supersedes:

IPC-7092 - February, 2015

Users of this publication are encouraged to participate in the development of future revisions.

Contact:

**IPC** 

60015-1249 Tel 847 615.7100 Fax 847 615.7105 October 2022 IPC-7092A

## **Table of Contents**

1 SC	COPE	3.3.2	Component Formation Materials	. 10
1.1	Purpose	3.3.3	Attachment Materials	. 10
1.1.1	Intent	3.3.4	Encapsulation Materials	. 10
1.2	Classification	3.4	Cost Analysis	. 10
1.3	Measurement Units	3.4.1	Fabrication and Manufacturing	
1.4	Definition of Requirements		Cost Modeling	. 11
1.5	Use of "Lead"	3.4.2	Lifecycle Costs Affected by Embedded Circuitry	12
1.6	Abbreviations and Acronyms 1	3.5	Product Safety Design Considerations	
1.7	Terms and Definitions	3.6	Case Study and Decision Making	
1.7.1	Active Device	3.6.1	General Case Study	
1.7.2	Device	3.6.2	Scenarios for Embedded Circuitry	
1.7.3	Discrete Component		•	
1.7.4	Embedded Circuitry		OMPONENT CONSIDERATIONS	
1.7.5	Embedded Circuitry (Placed) 2	4.1	General Requirements	
1.7.6	Embedded Circuitry (Formed) 2	4.1.1	Part Robustness Evaluations	
1.7.7	Embedded Circuitry Base-Core 2	4.1.2	Test Method Correlation	
1.7.8	Embedded Circuitry Printed Board Assembly 2	4.1.3	Considerations for Discrete Values	
1.7.9	Embedded Circuitry Printed Board 2	4.2	Component Preparation	. 15
1.7.10	Embedded Circuitry Substrate	4.2.1	Passive Component Issues	. 15
1.7.11	Embedded Passive (Sheet Formed)2	4.2.2	Semiconductor Die Issues	. 15
1.7.12	Embedded Substrate Board 2	4.2.3	Surface Redistribution	. 16
1.7.13	Mounting Base	4.3	Post-process Validations	. 16
1.7.14	Passive Array (Embedded) 2	4.4	Known Good Die (KGD)	. 16
1.7.15	Passive Component (Element) 2	5 M	ATERIALS	. 17
2 AF	PPLICABLE DOCUMENTS2	5.1	Organic Resins	. 17
2.1	IPC2	5.1.1	Multilayer Printed Board Stack-Up Design	. 17
2.2	The American Society of Mechanical Engineers	5.1.2	Selecting Relative Dielectric Constant	. 18
	(ASME)3	5.2	Nonorganic Products	. 18
2.3	IEEE 3	5.3	Conductor Characteristics (Cu Foil/Film)	. 18
2.4	SAE International	5.4	Component Forming Material	. 19
2.5	UL	5.4.1	Embedded Passive Component Selection Criteria	. 19
3 GI	ENERAL DESCRIPTION 4	5.4.2	Formed Resistors	. 19
3.1	Technology Overview	5.4.2.1	Thick-Film Resistors	. 19
3.1.1	Passive Resistors, Capacitors and Inductors 7	5.4.3	Thick-Film Resistor Cost and Performance	. 20
3.1.2	Active Transistors, Memory and Logic8	5.4.3.1	Thick-Film Resistor Design	
3.2	Embedded (Placed) Technology 8	5.4.3.2	Thick-Film Process Basics	
3.2.1	Passive Resistors, Capacitors and Inductors 8	5.4.3.3	Laser Trim Process	
3.2.2	Active Transistors, Memory	5.4.3.4	Process for Embedding PTF Resistors	
2.2	and Semiconductors	5.4.3.5	Alternative Printed Thick-Film Process	
3.3	Material Requirements	5.4.3.6	Performance Expectation for PTF Resistors	
3.3.1	Mounting Materials	5.1.5.0		1

IPC-7092A October 2022

5.4.4	Sheet Film Type Resistor Elements 25	6.1	Forming Passive Components
5.4.4.		6.1.1	Tolerance Capability Evaluations
	Resistor Elements	6.2	Forming Active Components
5.4.4.2	Fixed Resistor Widths for Minimizing Etch Variation	6.3	Placing Active and Passive Components 36
5.4.4.3		6.3.1	Shape Configuration
5.4.4.4		6.3.2	Electrode Metallization
	Allowances	6.3.3	Shape and Configuration Considerations for Embedding
5.4.4.5	5 Polymer Thick-Film Image Design Rule Guidelines	6.3.4	Electrode Susceptibility
5.4.4.6	6 Power Dissipation Capability of Resistive	6.3.5	Component Encroachment
	Foil	6.4	Placing Active Components
5.4.5	Embedded Capacitors	6.4.1	Attachment Techniques
5.4.5.	Planar Capacitors	6.4.2	Flip-Chip Attachment
5.4.5.2	2 Connection to the Power and Ground Planes 28	6.4.3	Au-to-Au Interface (GGI)
5.4.5.3	3 Dividing Planar Capacitors	6.4.4	Face-Up Microvia Interface
5.4.5.4	Formed Discrete Capacitors	6.4.5	Protective Die Methods
5.4.5.5	5 Thin-Film Capacitor Dielectrics 30	6.5	Consideration for Combining Processes 39
5.4.5.6	6 Screen Printable Capacitor Compositions 30	6.5.1	Mixed Component Types
5.4.6	Formed Inductors	6.5.2	Placement and Forming Combinations 40
5.4.6.	Single and Multilayer Spiral Inductor Design Principles		OUNTING BASE AND BOARD STACKUP ONSIDERATIONS40
5.4.6.2	2 Formed Inductor Applications	7.1	Mounting Base
5.4.7	Formed Active Components	7.1	Surface Finish for Placed Components 40
5.4.7.	1 Formed Transistors	7.2.1	Cu
5.4.7.2	2 Formed Memory	7.2.1	Capacitor Component Formation Process 40
5.4.7.3		7.3.1	Planar Capacitance
5.5	Adhesives (Conductive/Nonconductive) 33	7.3.1	Plane Layer Separation
5.5.1	Polymer Adhesives	7.3.3	Discrete Formed Capacitor Element
5.5.2	Dry-Film Adhesives	7.3.3	Component Attachment Process
5.6	Other Attachment Materials	7.5	Dielectric Encapsulation
5.7	Plating Material Properties	7.5 7.5.1	Reinforced Prepreg
	(Characteristics, Application for Attachment) . 34	7.5.2	Unreinforced Resin
5.7.1	Electrode Finish Compatibility 34	7.5.3	Resin-Coated Copper (RCC)
5.8	Surface Finishes	7.3.3 7.6	Via Hole Preparation and Interconnectivity 43
5.8.1	Electroless Ni/Immersion Au (ENIG)35		•
5.8.2	Electroless Ni/Electroless Pd/Immersion Au (ENEPIG)	7.7 7.8	Additional Layers and Hole Preparation
5.8.3	Organic Solderability Preservative (OSP)35	7.8.1	Embedded Structure Type A
5.8.4	Electrolytic Ni/Electrolytic Au	7.8.1.1	Embedded Structure Type A1
5.8.5	Direct Immersion Au	7.8.1.2	Embedded Structure Type A2
5.8.6	Immersion Ag	7.8.1.3	Embedded Structure Type A3 50
5.8.7	Immersion Sn	7.8.2	Embedded Structure Type B
		7.8.2.1	Embedded Structure Type B1
	EMBEDDED CIRCUITRY PROCESS CHARACTERISTICS35	7.8.2.2	Embedded Structure Type B2

7.8.2.3	Embedded Structure Type B3 53	8.2.5	Circuitry to be Embedded
7.8.3	Embedded Structure Type C 54	8.2.5.1	Component Clearances
7.8.3.1	Embedded Structure Type C1 54	8.2.5.2	Shielding Requirements
7.8.3.2	Embedded Structure Type C2 54	8.2.5.3	Differential Pairs
7.8.3.3	Embedded Structure Type C3 55	8.2.5.4	External Contacts Position
7.8.4	Embedded Structure Type D	8.3	Printed Board Layer Construction
7.8.4.1	Embedded Structure Type D1		and Geometries
7.8.4.2	Embedded Structure Type D257	8.3.1	Using Radius Bends and Blind/Buried Vias 79
7.8.4.3	Embedded Structure Type D3 58	8.4	Component Attachment
7.8.5	Embedded Structure Type E 59	8.4.1	Solder Attachment
7.8.5.1	Embedded Structure Type E1 59	8.4.2	Conductive Polymers
7.8.5.2	Embedded Structure Type E2 60	8.4.3	Liquid and Paste Adhesives 81
7.8.5.3	Embedded Structure Type E3 61	8.4.4	Dry-Film Adhesives
7.8.6	Processes Parameters for Structure Type F1,	8.4.5	Attachment Material Comparisons 82
	Embedded Core Technology 62	8.5	Embedded Circuitry Product Panelization 83
8 DE	SIGN METHODOLOGY65	8.5.1	Specifying Cu Foil Material 84
8.1	Total Circuit Consideration 65	8.5.2	Determining Cu Foil Requirements 84
8.1.1	Phase 1 – Electrical Circuit Design	8.5.3	Establishing Power and Ground Layers 86
8.1.1.1	Schematic Capture	8.5.4	Segmented Power Plane Criteria 86
8.1.2	Phase 2 – BOM Preparation	8.5.5	Thermal Management
8.1.2.1	Net List	8.6	Routing Strategy
8.1.3	Phase 3 – Printed Board Design 67	8.6.1	Via Size and Lands
8.1.3.1	CAD Library	8.6.2	Mounting Lands
8.1.4	Phase 4 – Printed Circuit Fabrication Detail 67	8.6.3	Target Lands
8.1.5	Internal Component Mounting 68	8.6.3.1	Face-up Wire-Bond
8.1.6	External Component Mounting	8.6.3.2	Face-Down Mounting
8.1.7	Circuit Interfaces	8.6.4	Test Points
8.1.8	Internal Discrete Heat Sink	8.6.5	Select Process Conditions 89
8.2	Layout Strategy	8.6.6	Establish Fab and Assembly Checks
8.2.1	Product Functional Description	8.7	Documentation
8.2.2	Engineering Actions	8.7.1	Documentation Package 90
8.2.2.1	Block Diagram	8.7.1.1	Documentation Package for Mounting Base 91
8.2.2.2	Schematic/Logic Description	8.7.1.2	Documentation Package for Embedded
8.2.2.3	Preliminary BOM		Circuitry Base-Core
8.2.2.4	Board Geometry	8.7.1.3	Documentation Package for Embedded Circuitry Printed Board
8.2.3	Design Density Analysis	8.7.1.4	Documentation Package for Embedded
8.2.4	Candidate for Embedding	0.7.1.4	Circuitry Assembly
8.2.4.1	Embedding Active Die	8.7.2	BOM
8.2.4.2	Embedding Discrete Circuitry	8.7.3	Software Tools for Data Transfer 93
8.2.4.3	Design Concept Review	8.7.4	General Rules
8.2.4.4	Small Product Form Factor	8.7.4.1	BOM Elements
8.2.4.5	Intellectual Property Protection	8.7.4.2	BOM Header
8.2.4.6	Reliability Requirements	8.7.4.3	BOM Item
	· · · · · · · · · · · · · · · · · · ·		

8.7.4.4	BOM Item Reference Designator 95	9.4.1.2.1	Printed Capacitors
8.7.4.5	AVL95	9.4.1.2.2	Placed Capacitors
8.7.4.6	AVL Header95	9.4.1.2.3	Capacitors Formed by Etching 100
8.7.4.7	AVL Item	9.4.2	Actives
9 TES	STING AND VERIFICATION	9.4.2.1	Semiconductor and Flip-Chip
9.1	Electrical Testing	9.4.3	Panel Repair and Modification 100
9.1.1	Continuity Testing	10 POS	ST-ASSEMBLY CHARACTERISTICS 100
9.1.1.1	Embedded Devices Continuity Test 95	10.1	Reliability Considerations
9.1.1.2	Laser Trimming	10.2	Design for Reliability
9.1.1.3	Embedded Passive Component Values 96	10.3	End-Use Relationship
9.1.1.4	Continuity Testing of Substrates with Embedded Devices	10.4	Pb-Free Materials, Pure-Sn Finishes and Reliability
9.1.1.5 9.1.2	Final Continuity Testing	10.5	Validation, Qualification and Accelerated Aging Tests for Reliability
9.1.2	(Composite or Individual Component) 96	10.6	Defect and Failure Analysis
9.1.2.1	Embedded Passive Value Testing 97	10.7	Failure After Assembly
9.1.2.2	Embedded Active Testing	11 SUF	PPLIER SELECTION AND
9.1.3	Isolation Test		ALIFICATION
9.1.4	Insulation Resistance	11.1	Traceability
9.1.4.1	Dielectric Withstanding Voltage,	11.2	Trusted Supplier
0.1.4.0	Printed Board (IPC-TM-650, Method 2.5.7) 97	11.3	Factory and Process Audits
9.1.4.2	Moisture and Insulation Resistance, Printed Board (IPC-TM-650, Method 2.6.3)97	11.4	Site Visit Procedure
9.1.4.3	Thermal Stress, Laminate	11.5	Design and Process Evaluation
,	(IPC-TM-650, Method 2.6.8.1)97	11.6	Observations and Recommendations 105
9.2	Process Qualification	Appendix	<b>A</b> – Index of Abbreviations and Acronyms 106
9.2.1	Stress Testing Overview		Figures
9.2.1.1	Thermal Coefficient of Resistance/Capacitance	Figure 3-2	, , , , , , , , , , , , , , , , , , ,
9.2.1.2	Thermal Aging	8	Sequence5
9.2.1.3	Humidity Exposure	Figure 3-3	
9.2.1.4	Thermal Shock	E: 2	with Cost as a Driver
9.2.2	Implementation of Standards98	Figure 3-4	•
9.3	Test Coupons	Figure 3-5	•
9.3.1	Process Verification Coupon	Figure 3-6	
9.3.2	Product Verification Coupons	Figure 3-7	7 Embedded Discrete Passive Device Attached to Printed Board Inner Layer Surface8
9.3.3 9.4	Additional Testing	Figure 3-8	•
9.4.1 9.4.1.1	Passives         100           Resistor         100	Figure 3-9	•
	Printed Resistors 100	Figure 3-	10 Organic Based Multilayer
	Placed Resistors 100	5	Circuit Structure
	Resistor Formed by Etching	Figure 3-1	11 Comparing Cost Models for Embedding
9.4.1.2	Capacitor		Passive Components

Figure 4-1	Redistribution of Wire-Bond Sites to a	Figure 6-3	Ceramic-Based Resistor Element
	Uniform Array Contact Pattern	Figure 6-4	Semiconductor Die Element37
Figure 5-1 Figure 5-2	Carbon Thick-Film Resistor Example 19 Cross-Section of an Embedded (Formed)	Figure 6-5	Common Termination Variations for Face-Up Semiconductor Interface
Figure 5-3	Resistor Element	Figure 6-6	Au-to-Au Interface (GGI) for Embedded Semiconductor Mounting
Figure 5-4	Element	Figure 6-7	Face-Up Mounted Semiconductor with Solid-Cu-Plated Microvia Interface 38
Figure 5-5	Primary Features of the PTF Resistor 21	Figure 6-8	Formed Spiral Inductor Pattern
Figure 5-6	Increased Value Adjustment	Figure 6-9	Formed Discrete Capacitor39
Figure 5-7	Land Pattern Geometry Compensation for PTF Printing	Figure 7-1	Pattern Printed Discrete Capacitor Element Process Flow
Figure 5-8	Serpentine-Configured Resistor Element 22	Figure 7-2	Microvia-Terminated Passive Component 44
Figure 5-9	Serpentine Resistor Footprint	Figure 7-3	Placed Passive Component with Microvia
Figure 5-10	Print and Oven Curing Sequence		Termination Directly to Components Cu Plated Terminals
Figure 5-11	Triple Plunge Laser Trim (Left) and Standard L-Cut Trim (Right)	Figure 7-4	Formed Resistor and Capacitors in Embedded Circuitry Base-Core
Figure 5-12	Traditional Embedded Circuitry Printed Board Lamination Process Sequence 24	Figure 7-5	Examples of Mounting Base Construction for an Embedded Circuitry Base-Core
Figure 5-13	Reverse Embedded Circuitry Printed Board Lamination Process Sequence	Figure 7-6	Printed Board Fabrication and Assembly Terminology –
Figure 5-14	Thin-Film Resistor Forming Process 25		Design to Finished Product
Figure 5-15	Series Coupled Resistor Configuration with a Uniform Cu and R Element Width 26	Figure 7-7	Design Layout Steps Prior to Embedded Circuitry Board Assembly
Figure 5-16	Maximize Isolation of Resistor Element		Density Feasibility
	to Minimize Physical Stress Damage Potential During Drill Operations	Figure 7-8	A1 Base-Core Example With Placed Passive Components on One Side
	Resistor Length Defined	Figure 7-9	A1 Process Flow
_	Resistor Width Defined	Figure 7-10	A2 Base-Core Example with Placed Active
_	Resistor in Ground Plane Example 28	T 44	Components on One Side
•	Planar Capacitor Example	Č	A2 Process Flow
_	Power and Ground Plane Interface 29	Figure 7-12	A3 Base-Core Example With Placed Passive And Active Components on One Side 51
_	Divided Planar Capacitor	Figure 7-13	A3 Process Flow
•	Formed Discrete Capacitor Element 30	_	B1 Base-Core Example With Placed
Figure 5-24	Printed Capacitor Element with Printed Ag Electrode	C	Passive Components on Both Sides 52
Figure 5-25	Etched Cu Spiral Inductor Pattern	_	B1 Process Flow
Figure 5-26	Spiral Inductor Planning Guide	Figure 7-16	B2 Base-Core Example with Placed Active Components on Both Sides
Figure 5-27	Spiral Inductor Shape Variations	Figure 7-17	B2 Process Flow
Figure 5-28	Example Software Tool for Inductor Design	_	B3 Base-Core Example with Placed Passive
Figure 5-29	Die-Attach Dispensing	E. 510	and Active Components on Both Sides 53
	Comparison of Attachment Methods for	_	B3 Process Flow
Figure 6-1	Placed Embedded Passive Devices 34 Printed Active Components on Dielectric 35	Figure 7-20	C1 Base-Core Example with Formed Passive Components in the Mounting Page and Placed Passive Components on
Figure 6-2	Miniature Resistor Outline Dimensions 36		Base and Placed Passive Components on One Side
- 15410 0 2			

IPC-7092A October 2022

Figure 7-21	C1 Process Flow	Figure 7-39	Core with Placed Active Component
Figure 7-22	C2 Base-Core Example with Formed Passive Components in the Mounting		and Two Buildup Layers Forming an HDI Multilayer
	Base and Placed Active Components on One Side	Figure 7-40	F1, SiP Example with Facedown Placed Passive and Active Components on Cu
Figure 7-23	C2 Process Flow		Foil Base and Accommodation for Mounting Components on Outer Surface63
	C3 Base-Core Example with Formed Passive Components in the Mounting Base and Placed Passive and Active Components on One Side	Figure 7-41	F1, SiP Example with Facedown Placed Passive and Active Components on Cu Foil Base and Accommodation for Mounting Components on Outer Surface63
_	C3 Process Flow	Figure 7-42	F1 System-in-Package Process Flow 64
Figure 7-26	D1 Base-Core Example with Formed Passive Components in the Mounting Base and Placed Passive Components on Both Sides		F2, System in Board Example with Embedded Facedown Placed Passive and Multiple Active Components on Cu Foil Base
Figure 7-27	D1 Process Flow	Figure 7-44	F2 System-in-Board Process Flow
Figure 7-28	D2 Base-Core Example with Formed Passive Components in the Mounting Base and Placed Active Components on	_	Variation F1, SiP with Embedded Processor
Figure 7-29	Both Sides	Figure 8-1	Electronic Component Symbols and Associated Reference Designation
	Components on Both Sides	Figure 8-2	Embedded Circuitry Selection
Figure 7-30	D3 Base-Core Example with Formed	Figure 8-3	Four-Layer Printed Board Artwork 67
	Passive Components in the Mounting Base and Placed Passive and Active Components on Both Sides	Figure 8-4	Cavity in Dielectric for Higher-Profile Components
	D3 Process Flow	Figure 8-5	Face-up, In-Cavity Die Attach for Microvia Interface
Figure 7-32	E1 Mounting base example with Formed Passive Components inside the Mounting	Figure 8-6	Wireless and Portable Market Drivers 71
	Base Plus Additional Layering Added to	Figure 8-7	Functional Block Diagram Example $\dots72$
	One or Both Sides to Complete the Embedded Circuitry Printed Board 60	Figure 8-8	Example of a Standard Plug in Module Board Usable Area
•	E1 Process Flow	Figure 8-9	Discrete Chip Component Sizes Compared to Attachment Techniques 75
C	Formed Passive Components inside the Mounting Base Turning the Product into a Base-Core Ready for Component Mounting to Complete an Embedded Circuitry Board Assembly	Figure 8-10	Examples of Various Stack-Up Layer Constructions
		Figure 8-11	Example of Small Form Factor Final Assembly
Figure 7-35	E2 Process Flow	Figure 8-12	Basic Four-Layer Circuit Structure 78
_	E3 Mounting Base Example with Formed Passive Components inside	Figure 8-13	Ground Conductors Shielding for Sensitive Circuits
	the Mounting Base Plus Additional Layering Added to One or Both Sides to Complete the Embedded Circuitry	Figure 8-14	Solder Paste Syringes
		Figure 8-15	Dry-Film Die Attach Material Applied on Semiconductor Wafer
	Printed Board Ready for Component Mounting to Complete an Embedded	Figure 8-16	Thermoplastic Bonding Window 83
	Circuitry Board Assembly	Figure 8-17	Six-Unit Panel Embedded Circuitry
_	E3 Process Flow		Printed Board with Clearance for Singulation Using Mechanical Routing 84
Figure 7-38	Embedded Core Process Overview 62	Figure 8-18	Comparing Segmented Power Plane Topologies Courtesy of Altera Corporation . 86

October 2022 IPC-7092A

Figure 8-19	Printed Board Via Variations	Table 7-2	Assembly Process Temperature
Figure 8-20	Blind Via Fill Variations		Exposure Levels
Figure 8-21	Wire-Bond Termination for Face-Up Embedded Active Die Element	Table 7-3	Embedded Circuitry Base-Core Descriptions
Figure 8-22	Contact Variations for Face-Down Embedded Die Assembly	Table 7-4	F1 and F2 Embedded Circuitry Base-Core Descriptions
Figure 8-23	Flying Probe Test System	Table 8-1	General Rules for Decision Making 71
Figure 8-24	Comparing Hard Copy to Electronic Documentation Packages	Table 8-2	Embedded Design Outsourcing Model Types
Figure 8-25	Standard Documentation Hierarchy Sectional Descriptions and Data Flow 90	Table 8-3	Prepreg Material Style and Thickness Guide
	BOM Activity Requirement	Table 8-4	Key Design Measures for Suppressing EMI/RFI
Figure 9-1	Base Core Testing of Passive Components	Table 8-5	Solder Powder Types
Figure 9-2	Device Embedded Substrate	Table 8-6	Solder Alloy Composition Selection 80
1180110 7 2		Table 8-7	Attachment Material Attributes
	Tables	Table 8-8	Adhesive Material Attributes
Table 3-1	Passive Component Selection Criteria 6	Table 8-9	External Layer Current Carrying
Table 3-2	Common Thick- and Thin-Film Ceramic Technologies		Capacity Rating85
Table 3-3	Factors That Impact the Decision Process	Table 8-10	Internal Layer Current Carrying
14010 5 5	for Embedding Components11	T-1.1. 0 11	Capacity Rating
Table 3-4	Case Study Examples	Table 8-11	Documentation Package Grades
Table 4-1	Bare Die Quality Classification 16	Table 8-12	File Segmentation and Functional Requirements
Table 5-1	Typical Properties of Common	Table 9-1	Product Categories
	Dielectric Materials	Table 9-2	Process Qualification Recommendation 98
Table 5-2	Standard Cu Foil Thickness	Table 9-3 En	Embedded Base-Core Rework and Repair
Table 5-3	Formed Resistor Material Variations 19		Recommendations
Table 5-4	Resistance Summary25	Mandated and Preferred Test	Temperature Cycling Requirements,
Table 5-5	Electrical Properties		Mandated and Preferred Test Parameters within Mandated Conditions
Table 6-1	Dimensions and Maximum Weight for 01005 and 0201 Resistors36		within Mandated Conditions
Table 7-1	Compatible Finishes for Attaching Bottom-Termination Components to an Embedded Circuitry Substrate		

October 2022 IPC-7092A

# Design and Assembly Process Implementation for Embedded Circuitry

#### 1 SCOPE

This document describes the design, materials and assembly challenges associated with implementing embedded circuitry into a printed board. It covers various aspects of embedded circuitry related with the design, selection, processing and testing to achieve a completed multilayered structure that is ready for surface mount and/or through-hole component attachment.

- **1.1 Purpose** The target audiences for this document are product developers, design/process engineers and technicians who develop electronic assemblies that include embedded circuitry in the printed board as a part of the final product. The purpose is to provide useful and practical information to those who are involved in the decision making of either formed or placed, passive or active components and to help establish selection criteria, inspection techniques, testing processes and reliability test validations.
- **1.1.1 Intent** This document identifies characteristics that influence the successful implementation of a robust embedded circuitry process. In many applications, the variation between forming and placing methods and materials are reviewed with the intent to highlight significant differences that relate to the decision as to when, why or how to establish the quality and reliability of the final product. The information also establishes the robustness that the embedded portion of the product can survive the continued processing in order to complete an embedded circuitry printed board assembly.
- **1.2 Classification** IPC standards recognize that electrical and electronic assemblies are subject to classifications by intended end-item use. Three general end-product classes have been established to reflect differences in manufacturability, complexity, functional performance requirements, and verification (inspection/test) frequency. It should be recognized that there may be overlaps of equipment between classes.

#### **CLASS 1 General Electronic Products**

Includes products suitable for applications where the major requirement is function of the completed assembly.

#### **CLASS 2 Dedicated Service Electronic Products**

Includes products where continued performance and extended life is required, and for which uninterrupted service is desired but not critical. Typically, the end-use environment would not cause failures.

#### CLASS 3 High Performance/Harsh Environment Electronic Products

Includes products where continued high performance or performance-on-demand is critical, equipment downtime cannot be tolerated, end-use environment may be uncommonly harsh, and the equipment must function when required, such as life support or other critical systems.

- **1.3 Measurement Units** All dimensions and tolerances in this specification are expressed in hard SI (metric) units and bracketed soft imperial [inch] units. Users of this specification are expected to use metric dimensions. All dimensions  $\geq 1$  mm [0.0394 in] will be expressed in millimeters and inches. All dimensions  $\leq 1$  mm [0.0394 in] will be expressed in micrometers and microinches.
- **1.4 Definition of Requirements**—The words **shall or shall not** are used in the text of this document wherever there is a requirement for materials, preparation, process control or acceptance.

The word should reflects recommendations and is used to reflect general industry practices and procedures for guidance only.

The word will is used to express a declaration of purpose.

Line drawings and illustrations are depicted herein to assist in the interpretation of the written requirements of this Standard. The text takes precedence over the figures.

- **1.5 Use of "Lead"** For readability and translation, this document uses the noun lead only to describe leads of a component. The metallic element lead is always written as Pb.
- **1.6 Abbreviations and Acronyms** Periodic table elements are abbreviated in the standard. See Appendix A for full spellings of abbreviations (including elements) and acronyms used in this standard.
- **1.7 Terms and Definitions** Other than those terms listed below, the definitions of terms used in this standard are in accordance with IPC-T-50.

IPC-7092A October 2022

**1.7.1 Active Device** An electronic component that can change a signal or respond to the signal in a way that is dependent upon the nature of the signal and/or other controlling factors. (This includes diodes, transistors, amplifiers, thyristors, gates, ASICs and other integrated circuits that are used for the rectification, amplification, switching, etc., of analog or digital circuits in either monolithic or hybrid form).

- **1.7.2 Device** An electronic component or group of components for the purpose of controlling or modifying the flow of current through it/them (e.g., resistors, capacitors, inductors, diodes and semiconductors/transistors).
- **1.7.3 Discrete Component** A separate part of an embedded circuitry substrate that performs a circuit function (e.g., resistor, capacitor, transistor).
- **1.7.4 Embedded Circuitry** Active or passive circuitry which is placed or formed within a substrate.
- **1.7.5 Embedded Circuitry (Placed)** Functional circuitry that is placed between the layers of the primary interconnect substrate, as opposed to being on the surface.
- **1.7.6 Embedded Circuitry (Formed)** Circuitry created from raw materials, inside the primary interconnect substrate, as opposed to being on the surface.
- **1.7.7 Embedded Circuitry Base-Core** Completely processed base-core configurations containing active and/or passive placed and/or formed embedded circuitry.
- **1.7.8 Embedded Circuitry Printed Board Assembly** A printed board assembly with embedded circuitry.
- **1.7.9 Embedded Circuitry Printed Board** A printed board which contains embedded circuitry.
- **1.7.10 Embedded Circuitry Substrate** The general term for a completely processed substrate material configuration which contains embedded formed or placed components and is intended for additional mounting in order to complete a functional component package.
- **1.7.11 Embedded Passive (Sheet Formed)** A sheet of resistive, capacitive or inductive material which is laminated onto a dielectric and either etched or lased away to define individual resistors, capacitors or inductors.
- **1.7.12 Embedded Substrate Board** A multilayered printed board that provides point-to-point connections and embedded passive and/or active components, which are formed or placed (connected) during the fabrication process.
- **1.7.13 Mounting Base** The general term for the mounting substrate onto which discrete passive or active components are added, intended to become placed after additional layer processing (the mounting-base may be double-sided or multilayer and can be made of organic or nonorganic materials).
- **1.7.14 Passive Array (Embedded)** Composed of multiple passive components of like function, arranged in a uniform manner, then formed or placed in a multilayer substrate. Examples include an array of capacitors or resistors.
- **1.7.15 Passive Component (Element)** A discrete electronic device that behaves in a fixed way in response to a signal of a given characteristic. (This includes components such as resistors, capacitors, inductors and transformers.)

#### **2 APPLICABLE DOCUMENTS**

2.1 IPC1

IPC-J-STD-001 Requirements for Soldered Electrical and Electronic Assemblies

**IPC-WP-023** IPC Technology Solutions White Paper on Performance-Based Printed Board OEM Acceptance: Via Chain Continuity Reflow Test: The Hidden Reliability Threat

IPC-T-50 Terms and Definitions for Interconnecting and Packaging Electronic Circuits

**IPC-D-279** Design Guidelines for Reliable Surface Mount Technology Printed Board Assemblies

IPC-TM-650 Test Methods Manual

- 2.5.7 Dielectric Withstanding Voltage, PWB
- 2.6.3 Moisture and Insulation Resistance, Printed Boards
- 2.6.8.1 Thermal Stress, Laminate
- 2.6.26 DC Current Induced Thermal Cycling Test

1 www.ipc.og