



IPC-6018D

Qualification and Performance Specification for High Frequency (Microwave) Printed Boards

Developed by the High Speed/High Frequency Board Performance Subcommittee (D-22) of the High Speed/High Frequency Committee (D-20) of IPC

Supersedes:

IPC-6018C – July 2016

IPC-6018B – November 2011

IPC-6018A – January 2002

IPC-6018 – January 1998

Users of this publication are encouraged to participate in the development of future revisions.

Contact:

IPC

Tel 847 615.7100
Fax 847 615.7105

Table of Contents

1 SCOPE	1	3.2.6	Base Metallic Plating Depositions and Conductive Coatings	8
1.1 Scope	1	3.2.7	Final Finish Depositions and Coatings - Metallic and Non-Metallic	8
1.2 Purpose	1	3.2.8	Polymer Coating (Solder Mask)	11
1.3 Performance Classification and Types	1	3.2.9	Fusing Fluids and Fluxes	12
1.3.1 Classifications	1	3.2.10	Marking Inks	12
1.3.2 Printed Board Type	1	3.2.11	Hole Fill Insulation Material	12
1.3.3 Selection for Procurement	1	3.2.12	Metal and/or Composite, External	12
1.3.4 Material, Plating Process and Final Finish	3	3.2.13	Via Protection	12
1.4 Terms and Definitions	4	3.2.14	Embedded Passive Materials	12
1.4.1 White Spots	4	3.3	Visual	12
1.4.2 Hybrid (Composite) Printed Board	4	3.3.1	Edges of Microwave Printed Boards	12
1.4.3 As Agreed Between User and Supplier (AABUS)	4	3.3.2	Laminate Imperfections	12
1.4.4 High Density Interconnects (HDI)	4	3.3.3	Plating and Coating Voids in the Hole	13
1.4.5 Back-Drilling	4	3.3.4	Lifted Lands	13
1.5 Interpretation	4	3.3.5	Marking	13
1.6 Presentation	4	3.3.6	Solderability	14
1.7 Design Data Protection	4	3.3.7	Plating Adhesion	14
1.8 Revision Level Changes	5	3.3.8	Edge Printed Board Contact, Junction of Gold Plate to Solder Finish	15
1.9 Master Drawing	5	3.3.9	Back-Drilled Holes	15
2 APPLICABLE DOCUMENTS	5	3.3.10	Workmanship	15
2.1 IPC	5	3.4	Printed Board Dimensional Requirements	15
2.2 Joint Industry Standards	6	3.4.1	Hole Size, Hole Pattern Accuracy, Pattern Feature Accuracy and Slots	15
2.3 Federal	6	3.4.2	Annular Ring and Breakout (External)	16
2.4 ASTM International ⁴	6	3.4.3	Bow and Twist	18
2.5 Underwriters Lab.	7	3.5	Conductor Definition	18
2.6 National Electrical Manufacturers Association	7	3.5.1	Conductor Widths and Thicknesses and Spacing	18
2.7 American Society for Quality	7	3.5.2	Conductive Surfaces	19
2.8 AMS	7	3.6	Structural Integrity	21
2.9 American Society of Mechanical Engineers ⁸	7	3.6.1	Thermal Stress Testing	22
3 REQUIREMENTS	7	3.6.2	Requirements for Microsectioned Coupons or Printed Boards	23
3.1 General	7	3.7	Solder Mask Requirements on non PTFE laminates	36
3.2 Materials Used in this Specification	7	3.7.1	Solder Mask Coverage	36
3.2.1 Laminates and Bonding Material for Multilayer or Mixed Dielectric Printed Boards	7	3.7.2	Solder Mask Cure and Adhesion	37
3.2.2 External Bonding Materials	7	3.7.3	Solder Mask	37
3.2.3 Other Dielectric Materials	7			
3.2.4 Metal Foils	7			
3.2.5 Metal Core/Backed	8			

3.8	Electrical Requirements	37	5	PACKAGING	47
3.8.1	Dielectric Withstanding Voltage	37	6	NOTES	47
3.8.2	Electrical Continuity and Isolation Resistance	37	6.1	Ordering Data	47
3.8.3	Circuit Shorts	37	6.2	Superseded Specifications	47
3.8.4	Circuit/PTH Shorts to Metal Substrate	38			
3.8.5	Moisture and Insulation Resistance (MIR)	38		Figures	
3.8.6	Dielectric Withstanding Voltage	38	Figure 1-1	Example of a Back-drilled Hole (Not To Scale)	4
3.9	Cleanliness	38	Figure 1-2	Example of a Shallow Back-drill	4
3.9.1	Cleanliness Prior to Solder Mask Application	38	Figure 3-1	Microvia Definition	8
3.9.2	Cleanliness After Solder Mask, Solder, or Alternative Surface Coating Application	38	Figure 3-2	Adhesive Band Near Exposed Conductor	15
3.9.3	Cleanliness of Inner Layers After Oxide Treatment Prior to Lamination	38	Figure 3-3	Annular Ring Measurement (External)	17
3.10	Special Requirements	38	Figure 3-4	Breakout of 90° and 180°	17
3.10.1	Outgassing	38	Figure 3-5	Usage of Modified Land Shapes in Breakout Conditions	17
3.10.2	Fungus Resistance	38	Figure 3-6	Example of Intermediate Target Land in a Microvia	17
3.10.3	Vibration	38	Figure 3-7	Conductor Edge Definitions	18
3.10.4	Mechanical Shock	39	Figure 3-8	Rectangular Surface Mount Lands	20
3.10.5	Impedance Testing	39	Figure 3-9	Round Surface Mount Lands	20
3.10.6	Coefficient of Thermal Expansion (CTE)	39	Figure 3-10	Printed Board Edge Connector Lands	21
3.10.7	Thermal Shock	39	Figure 3-11	Plated Hole Microsection (Grinding/Polishing) Tolerance	22
3.10.8	Surface Insulation Resistance (As Received)	39	Figure 3-12	An Example of Plating to Target Land Separation	22
3.10.9	Wire Bond Adhesion	39	Figure 3-13	Separations at External Foil	24
3.10.10	Die Bond Adhesion	39	Figure 3-14	Crack Definition	24
3.10.11	Rework Simulation	39	Figure 3-15	Plating Folds/Inclusions – Minimum Measurement Points	25
3.10.12	Metal Core (Horizontal Microsection)	39	Figure 3-16	Examples of Thermal Zones for Microsection Evaluation of Laminate Attributes	25
3.10.13	Peel Strength Requirements (For Foil Laminated Construction Only)	40	Figure 3-17	Measurement for Dielectric Removal	26
3.10.14	Destructive Physical Analysis	40	Figure 3-18	Etchback in Contact with PTFE Layer	26
3.10.15	Lap Shear	40	Figure 3-19	Measurement Locations for PTFE Resin Smear	27
3.10.16	Design Data Protection	40	Figure 3-20	Measurement for Negative Etchback	27
3.11	Repair	40	Figure 3-21	Annular Ring Measurement (Internal)	28
3.11.1	Circuit Repairs	40	Figure 3-22	Microsection Rotations for Breakout Detection	28
3.12	Rework	40	Figure 3-23	Comparison of Microsection Rotations	28
4	QUALITY ASSURANCE PROVISIONS	40	Figure 3-24	Example of Non-Conforming Dielectric Spacing Reduction Due to Breakout at Microvia Target Land	28
4.1	General	40	Figure 3-25	Surface Copper Wrap Measurement for Filled Holes (Over Foil)	29
4.1.1	Qualification	40			
4.1.2	Sample Test Coupons	40			
4.2	Acceptance Tests	41			
4.2.1	C=0 Zero Acceptance Number Sampling Plan	41			
4.2.2	Referee Tests	42			
4.3	Quality Conformance Testing	42			
4.3.1	Coupon Selection	42			

		Tables			
Figure 3-26	Surface Copper Wrap Measurement for Filled Holes (Over Laminate).....	29	Table 1-2	Technology Adder Examples	2
Figure 3-27	Wrap Copper (Acceptable)	29	Table 3-1	Metal Core Substrate	8
Figure 3-28	Wrap Copper Removed by Excessive Processing, e.g., Sanding/Planarization/Etching (Not Acceptable).....	29	Table 3-2	Maximum Limits of SnPb Solder Bath Contaminant	9
Figure 3-29	Copper Cap Thickness	30	Table 3-3	Final Finish, Plating and Coating Requirements	10
Figure 3-30	Copper Cap Filled Via Height (Bump).....	30	Table 3-4	Surface5 and Hole Copper Plating Minimum Requirements for Buried Vias > 2 Layers, Through-Holes, and Blind Vias1	11
Figure 3-31	Copper Cap Depression (Dimple)	30	Table 3-5	Surface and Hole Copper Plating Minimum Requirements for Microvias (Blind and Buried)1	11
Figure 3-32	Copper Cap Plating Voids	30	Table 3-6	Hole Copper Plating Minimum Requirements for Buried Via Cores (2 layers)	11
Figure 3-33	Nonconforming Via fill Between Copper Cap Plating Layers	31	Table 3-7	Plating and Coating Voids Visual Examination	13
Figure 3-34	Acceptable Via Fill Between Copper Cap Plating Layers	31	Table 3-8	Edge Board Contact Gap	15
Figure 3-35	Example of Acceptable Voiding in a Cap Plated, Copper Filled Via	31	Table 3-9	Minimum Annular Ring	16
Figure 3-36	Example of Acceptable Voiding in a Copper Filled Microvia without Cap Plating	31	Table 3-10	Maximum Percent of Allowable Conductor Width Deviations	18
Figure 3-37	Example of Nonconforming Void in a Cap Plated, Copper Filled Microvia	32	Table 3-11	Percent of Allowable Conductor Space Deviations	19
Figure 3-38	Example of Nonconforming Void in a Copper Filled Microvia	32	Table 3-12	Percent of Allowable Conductor Width Reduction Caused By Pin Holes	19
Figure 3-39	Microvia Contact Dimension	32	Table 3-13	Percent of Reduction In Dielectric Material Thickness	19
Figure 3-40	Exclusion of Separations in Microvia Target Land Contact Dimension	32	Table 3-14	Plated Hole Integrity After Stress	23
Figure 3-41	Unintended Piercing of Microvia Target Land (Laser Drilled)	33	Table 3-15	Cap Plating Requirements for Filled Holes	30
Figure 3-42	Intentional Piercing of Microvia Target Land (Mechanically Drilled)	33	Table 3-16	Microvia Contact Dimension (Laser Drilled)	32
Figure 3-43	Metal Core to PTH Spacing	34	Table 3-17	Microvia Contact Dimension (Mechanically Drilled)	32
Figure 3-44	Measurement of Minimum Dielectric Spacing	35	Table 3-18	Internal Layer Foil Thickness after Processing	33
Figure 3-45	Fill Material in Blind/Through Vias When Cap Plating Not Specified	35	Table 3-19	Thickness of External Conductor of the Finished Printed Board after Plating	34
Figure 3-46	Void in Fill Material at Hole Wall Interface	35	Table 3-20	Solder Mask Adhesion	37
Figure 3-47	Overhang	36	Table 3-21	Dielectric Withstanding Voltages	37
			Table 3-22	Insulation Resistance	38
			Table 4-1	Qualification Test Coupons	41
			Table 4-2	C=0 Sampling Plan per Lot Size	42
			Table 4-3	Acceptance Testing and Frequency	43
			Table 4-4	Quality Conformance Testing1	47

Qualification and Performance Specification for High Frequency (Microwave) Printed Boards

1 SCOPE

1.1 Scope This specification covers end product inspection and test of high frequency (microwave) printed boards for microstrip, stripline, mixed dielectric and multilayer stripline applications with or without buried/blind vias, and metal cores.

The printed board may contain embedded active or passive circuitry with distributive capacitive planes, capacitive or resistive components conforming to IPC-6017. The printed board may contain build up High Density Interconnect (HDI) layers.

1.2 Purpose The purpose of this specification is to provide requirements for qualification and performance of high frequency (microwave) printed boards.

1.3 Performance Classification and Types

1.3.1 Classifications This specification establishes acceptance criteria for the performance classification of high frequency printed boards based on customer and/or end-use requirements. Printed boards are classified by one of three general Performance Classes as defined in IPC-6011.

1.3.1.1 Requirement Deviations Requirements deviating from these heritage classifications **shall** be as agreed between user and supplier (AABUS).

1.3.1.2 Space and Military Avionics Requirement Deviations

Space and military avionics performance classification deviations are provided in the IPC-6018DS Addendum and are applicable when the addendum is specified within the procurement documentation.

1.3.2 Printed Board Type This specification will define eight types of high frequency (microwave) printed boards.

Type 1 – Single Sided

Type 2 – Double Sided

Type 3 – Homogeneous Dielectric Multilayer Construction

Type 4 – Mixed Dielectric Multilayer

Type 5 – Homogeneous Dielectric Multilayer with blind and/or buried vias

Type 6 – Mixed Dielectric Multilayer with blind and/or buried vias

Type 7 – Metal and/or composite backed printed boards, single sided or double sided

Type 8 – Multilayer metal and/or composite backed or core printed boards with or without blind and/or buried vias

1.3.3 Selection for Procurement For procurement purposes, Performance Class **shall** be specified in the procurement documentation.

The documentation **shall** provide sufficient information to the supplier so that he can fabricate the printed board and ensure that the user receives the desired product. Information that should be included in the procurement documentation is to be in accordance with IPC-2611 and IPC-2614.

The procurement documentation should specify the thermal stress test method to be used to meet the requirement of 3.6.1. Selection **shall** be from those depicted in 3.6.1.1, 3.6.1.1.1, 3.6.1.2 and 3.6.1.3. If not specified (see 6.1), the default **shall** be per Table 1-1.

During the selection process, the user should take into consideration the following when determining the appropriate thermal stress test method:

- Wave solder, selective solder, hand solder assembly processes (see 3.6.1.1 and 3.6.1.1.1)
- Conventional SnPb reflow processes (see 3.6.1.2)
- Lead-free reflow processes (see 3.6.1.3)

IPC-6016, a sectional performance specification for HDI printed boards, was canceled by the IPC. Relevant HDI conformance and acceptance criteria has been transferred to this revision of this specification.

The addition of IPC-2221 Appendix A conformance coupons (beginning with Revision B of the design standard) by the printed board manufacturer to the manufacturing panel **shall** be AABUS.

1.3.3.1 Selection (Default) The procurement documentation **shall** specify those requirements that are a result of the selection process within this specification. This includes all references to “AABUS”. If the requirement selection is not made in accordance with the procurement documentation, Ordering Data (see 6.1), Customer Drawing and/or supplier control plan (SCP), then the default requirement in Table 1-1 **shall** apply.

Table 1-1 Default Requirements

Category	Default Selection
Performance Class	Class 2
Final Finish	Finish X (Electrodeposited tin lead, fused or solder coated) or alternate Finish ENIG allowed on designs (drawings) with Initial Release on or after January 01, 2021.
Minimum Starting foil	1/2 oz. For all internal and external layers except for Type 1 which shall start with 1 ounce. For plated HDI layers – ¼ oz. for all layers (internal or external)
Copper foil type	Electrodeposited
Hole Diameter tolerances Plated, components Plated, via only	(±) 100µm [3,937 µin] (+) 80 µm [3150 µin], (-) no requirement, may be totally or partially plugged
Non-plated	(±) 80 µm [3,150 µin]
Conductor Width Deviation	Class 2 deviation per 3.5.1.1
Conductor Spacing Deviation	Class 2 deviation per 3.5.1.2
Dielectric Separation	90 µm [3,543 µin] minimum per 3.2.1.1
Lateral Conductor Separation	100 µm [3,937 µin] minimum
Marking Ink	Contrasting color, nonconductive
Solder Mask	Not applied if not specified
Solderability Test	Category 2 for SnPb and Category A for Pb-free of J-STD-003, tin-lead solder per 3.3.6
Thermal Stress Test	IPC-TM-650, Method 2.6.8, Condition A per 3.6.1.1
Solder Mask Specified	Class T of IPC-SM-840 if class not specified
Test Voltage, Isolation Resistance	Per IPC-9252

1.3.3.2 Selection System Optional The following product selection identifier system is provided for clarification of the build type.

Quality Specification, the generic quality specification

Specification, the base performance specification

Type, the product type per 1.3.2

Plating process, the plating process per 1.3.4.2

Final Finish, the final finish code per 1.3.4.3

Selective Finish, the selective finish code adder per 1.3.4.3, enter “-“ when no selective finish is required.

Product classification, the product classification per 1.3.1 or performance specification sheet

Technology Adder, the technology adder is specified in Table 1-2. Add multiple codes as required

Table 1-2 Technology Adder Examples

Technology Code	Technology
HDI	HDI build-up features
VP	Via Protection
WBP	Wire Bondable Pads
AMC	Active Metal Core
NAMC	Nonactive Metal Cores
HF	External Heat frame
EP	Embedded Passives per IPC-6017
VIP-C	Via-in-Pad Conductive Fill
VIP-N	Via-in-Pad Nonconductive Fill