

IPC-2612-1-2010

Sectional Requirements for Electronic Diagramming Symbol Generation Methodology

Developed by the Electronic Documentation Technology Committee (2-40) of IPC

Users of this publication are encouraged to participate in the development of future revisions.

Contact:

IPC 3000 Lakeside Drive, Suite 309S Bannockburn, Illinois 60015-1249 Tel 847 615.7100 Fax 847 615.7105

Table of Contents

1 S	SCOPE			1	
1.	.1	Purpose	9	1	
1.	.2	Classifi	cation	1	
2 A	PPL	ICABLE	DOCUMENTS	1	
2.	.1	IPC		1	
2.					
3 R	EQL	JIREME	NTS	2	
3.	3.1 Terms and Definitions				
3.	.2	Symbol	Layout Rules	2	
		3.2.1	Rules Pin Assignment	2	
		3.2.2	Pin Descriptions	4	
		3.2.3	Grid Layout and Symbol Proportion Concepts	4	
		3.2.4	Pin Grouping		
		3.2.5	Reference Designator Place Holders	5	
		3.2.6	Type Designations		
4 G	SENE	RAL SY	MBOLS	5	
5 E	LEC	TROME	CHANICAL SYMBOLS	7	
5.	.1	Mechar	iical Linkages	7	
5.	.2	·			
5.	.3	Multi-El	ement Symbols	8	
5.	.4	Plugs			
5.	.5	S Relays			
5.	.6	S Switches			
6 D	ISCF	RETE EI	LECTRONIC FUNCTIONAL SYMBOLS	10	
6.	.1	Genera	l Discrete Symbols	10	
6.	.2	Inducto	rs	10	
6.	.3	3 Capacitors [C]			
6.	.4	Transis	tors	11	
6.					
6.			rs		
•			rmers		
			ESENTATION AND TRUTH TABLE SYMBOLS		
			CTOR AND MICROPROCESSOR DESCRIPTION RULES		
APPE	NDI	X A Ref	erence Designations	20	
APPE	NDI)	X B Alp	ha Numeric Circuit Schematic Symbol Index	21	
Figure	es:				
_		Semice	onductor Quad Flat Pack Device	3	
-			onductor Data Sheet Block Diagram		
Figure	e 3-3	Logic [Diagrams Depicting Control, Address, and Power Functions for the 64 pin Device le of Semiconductor Type Designations	4	

Figure 5-1	Switch/Relay Terminals	7
Figure 5-2	Switches/Relays	7
Figure 5-3	Connector Symbols	8
Figure 8-1	Logic Variation Illustrations	.16
Figure 8-2	Example of 100 pin QFP Semiconductor Package	.16
Figure 8-3	Functional Block Diagram Example – High Speed Layer Controller	.17
Figure 8-4	Example of Three Part Logic Description High Speed Layer Controller	.18
Figure 8-5	Electrical Data Set Logic Symbol Segmentation View	.18
Figure 8-6	Testing Data Set Logic Symbol Segmentation View	.19

March 2010 IPC-2612-1:2010

Sectional Requirements for Electronic Diagramming Symbol Generation Methodology

1 SCOPE

This standard establishes the requirements for generation of electronic symbols used in the documentation of electronic diagrams that define the electrical interconnectivity of electronic parts. The descriptions pertain to schematic symbols, logic symbols or Boolean truth tables required to define the circuit configuration. Where appropriate the standard also includes methodology for defining circuit flow, electrical or functional restrictions, or maintenance test procedures used to design or maintain the electronic product. The requirements pertain to both hard copy and electronic data descriptions.

1.1 Purpose

The purpose of the standard is to develop a protocol that fits well into both manual and automated documentation of electronic diagrams. In addition, the methodology permits the symbols to be placed and adjusted in a manner that facilitates showing how an electronic function can interact with other functions. In this regard, the symbol Input, Output, ground and voltage arrangement must fall on some form of the Cartesian coordinate system in order to facilitate the use of the symbols in automated diagramming tools.

1.2 Classification

Symbols have been organized into several categories and defined in the requirements according to the classification into which they belong. The classifications include:

- General symbols
- Electro mechanical symbols
- Discrete electronic functional symbols
- Logic representation and truth table symbols
- Semiconductor integration symbols
- Mechanical symbols

2 APPLICABLE DOCUMENTS

The following documents form a part of this standard to the extent specified herein. The revision of the document in effect at the time of solicitation **shall** take precedence.

2.1 IPC1

IPC-T-50	Terms and Definitions for Interconnecting and Packaging Electronic Circuits
IPC-2611	Generic Requirements for Electronic Product Documentation
IPC-2611-1	Generic Requirements for Electronic Product Data Base Storage Recommendation ⁺
IPC-2612	Sectional Requirements for Electronic Diagramming Documentation (Schematic and Logic Descriptions)
IPC-2613	Electrical, Mechanical and Discrete Wiring Part Descriptions Documentation (Specification Control, Source Control, Wire Harness and Cabling) ⁺
IPC-2614	Sectional Requirements for Board Fabrication Documentation
IPC-2615	Printed Board Dimensions and Tolerance ⁺
IPC-2616	Sectional Requirements for Assembly Documentation (Electronic Printed Board and Module Assembly Descriptions) [†]
IPC-2617	Sectional Requirements for Board and Assembly Testing (Electrical, Environmental HAST, HALT, etc. Test) ⁺

¹ www.ipc.org

[†] under consideration