



IPC-2612-1-2010

Sectional Requirements for Electronic Diagramming Symbol Generation Methodology

Developed by the Electronic Documentation Technology Committee
(2-40) of IPC

Users of this publication are encouraged to participate in the
development of future revisions.

Contact:

IPC
3000 Lakeside Drive, Suite 309S
Bannockburn, Illinois
60015-1249
Tel 847 615.7100
Fax 847 615.7105

Table of Contents

1	SCOPE	1
1.1	Purpose.....	1
1.2	Classification	1
2	APPLICABLE DOCUMENTS	1
2.1	IPC.....	1
2.2	IEEE.....	2
3	REQUIREMENTS	2
3.1	Terms and Definitions	2
3.2	Symbol Layout Rules	2
3.2.1	Rules Pin Assignment	2
3.2.2	Pin Descriptions	4
3.2.3	Grid Layout and Symbol Proportion Concepts.....	4
3.2.4	Pin Grouping	4
3.2.5	Reference Designator Place Holders	5
3.2.6	Type Designations.....	5
4	GENERAL SYMBOLS.....	5
5	ELECTROMECHANICAL SYMBOLS.....	7
5.1	Mechanical Linkages.....	7
5.2	Connectors.....	8
5.3	Multi-Element Symbols.....	8
5.4	Plugs.....	9
5.5	Relays.....	9
5.6	Switches.....	9
6	DISCRETE ELECTRONIC FUNCTIONAL SYMBOLS.....	10
6.1	General Discrete Symbols.....	10
6.2	Inductors	10
6.3	Capacitors [C]	11
6.4	Transistors	11
6.5	Diodes.....	12
6.6	Resistors	13
6.7	Transformers.....	13
7	LOGIC REPRESENTATION AND TRUTH TABLE SYMBOLS.....	14
8	SEMICONDUCTOR AND MICROPROCESSOR DESCRIPTION RULES.....	15
	APPENDIX A Reference Designations	20
	APPENDIX B Alpha Numeric Circuit Schematic Symbol Index	21

Figures:

Figure 3-1	Semiconductor Quad Flat Pack Device	3
Figure 3-2	Semiconductor Data Sheet Block Diagram	3
Figure 3-3	Logic Diagrams Depicting Control, Address, and Power Functions for the 64 pin Device.....	4
Figure 3-4	Example of Semiconductor Type Designations.....	5

Figure 5-1 Switch/Relay Terminals	7
Figure 5-2 Switches/Relays	7
Figure 5-3 Connector Symbols	8
Figure 8-1 Logic Variation Illustrations	16
Figure 8-2 Example of 100 pin QFP Semiconductor Package	16
Figure 8-3 Functional Block Diagram Example – High Speed Layer Controller	17
Figure 8-4 Example of Three Part Logic Description High Speed Layer Controller	18
Figure 8-5 Electrical Data Set Logic Symbol Segmentation View	18
Figure 8-6 Testing Data Set Logic Symbol Segmentation View	19

Sectional Requirements for Electronic Diagramming Symbol Generation Methodology

1 SCOPE

This standard establishes the requirements for generation of electronic symbols used in the documentation of electronic diagrams that define the electrical interconnectivity of electronic parts. The descriptions pertain to schematic symbols, logic symbols or Boolean truth tables required to define the circuit configuration. Where appropriate the standard also includes methodology for defining circuit flow, electrical or functional restrictions, or maintenance test procedures used to design or maintain the electronic product. The requirements pertain to both hard copy and electronic data descriptions.

1.1 Purpose

The purpose of the standard is to develop a protocol that fits well into both manual and automated documentation of electronic diagrams. In addition, the methodology permits the symbols to be placed and adjusted in a manner that facilitates showing how an electronic function can interact with other functions. In this regard, the symbol Input, Output, ground and voltage arrangement must fall on some form of the Cartesian coordinate system in order to facilitate the use of the symbols in automated diagramming tools.

1.2 Classification

Symbols have been organized into several categories and defined in the requirements according to the classification into which they belong. The classifications include:

- General symbols
- Electro mechanical symbols
- Discrete electronic functional symbols
- Logic representation and truth table symbols
- Semiconductor integration symbols
- Mechanical symbols

2 APPLICABLE DOCUMENTS

The following documents form a part of this standard to the extent specified herein. The revision of the document in effect at the time of solicitation **shall** take precedence.

2.1 IPC¹

IPC-T-50	<i>Terms and Definitions for Interconnecting and Packaging Electronic Circuits</i>
IPC-2611	<i>Generic Requirements for Electronic Product Documentation</i>
IPC-2611-1	<i>Generic Requirements for Electronic Product Data Base Storage Recommendation⁺</i>
IPC-2612	<i>Sectional Requirements for Electronic Diagramming Documentation (Schematic and Logic Descriptions)</i>
IPC-2613	<i>Electrical, Mechanical and Discrete Wiring Part Descriptions Documentation (Specification Control, Source Control, Wire Harness and Cabling)⁺</i>
IPC-2614	<i>Sectional Requirements for Board Fabrication Documentation</i>
IPC-2615	<i>Printed Board Dimensions and Tolerance⁺</i>
IPC-2616	<i>Sectional Requirements for Assembly Documentation (Electronic Printed Board and Module Assembly Descriptions)⁺</i>
IPC-2617	<i>Sectional Requirements for Board and Assembly Testing (Electrical, Environmental HAST, HALT, etc. Test)⁺</i>

¹ www.ipc.org

⁺ under consideration