



ASSOCIATION CONNECTING  
ELECTRONICS INDUSTRIES®

---

# IPC-6012B

## Amendment 1

Qualification and Performance  
Specification for Rigid  
Printed Boards

**IPC-6012B**  
**Amendment 1**  
December 2006

A standard developed by IPC

---

**The Principles of Standardization**

In May 1995 the IPC's Technical Activities Executive Committee (TAEC) adopted Principles of Standardization as a guiding principle of IPC's standardization efforts.

**Standards Should:**

- Show relationship to Design for Manufacturability (DFM) and Design for the Environment (DFE)
- Minimize time to market
- Contain simple (simplified) language
- Just include spec information
- Focus on end product performance
- Include a feedback system on use and problems for future improvement

**Standards Should Not:**

- Inhibit innovation
- Increase time-to-market
- Keep people out
- Increase cycle time
- Tell you how to make something
- Contain anything that cannot be defended with data

**Notice**

IPC Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of IPC from manufacturing or selling products not conforming to such Standards and Publication, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than IPC members, whether the standard is to be used either domestically or internationally.

Recommended Standards and Publications are adopted by IPC without regard to whether their adoption may involve patents on articles, materials, or processes. By such action, IPC does not assume any liability to any patent owner, nor do they assume any obligation whatever to parties adopting the Recommended Standard or Publication. Users are also wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

**IPC Position Statement on Specification Revision Change**

It is the position of IPC's Technical Activities Executive Committee that the use and implementation of IPC publications is voluntary and is part of a relationship entered into by customer and supplier. When an IPC publication is updated and a new revision is published, it is the opinion of the TAEC that the use of the new revision as part of an existing relationship is not automatic unless required by the contract. The TAEC recommends the use of the latest revision. Adopted October 6, 1998

**Why is there a charge for this document?**

Your purchase of this document contributes to the ongoing development of new and updated industry standards and publications. Standards allow manufacturers, customers, and suppliers to understand one another better. Standards allow manufacturers greater efficiencies when they can set up their processes to meet industry standards, allowing them to offer their customers lower costs.

IPC spends hundreds of thousands of dollars annually to support IPC's volunteers in the standards and publications development process. There are many rounds of drafts sent out for review and the committees spend hundreds of hours in review and development. IPC's staff attends and participates in committee activities, typesets and circulates document drafts, and follows all necessary procedures to qualify for ANSI approval.

IPC's membership dues have been kept low to allow as many companies as possible to participate. Therefore, the standards and publications revenue is necessary to complement dues revenue. The price schedule offers a 50% discount to IPC members. If your company buys IPC standards and publications, why not take advantage of this and the many other benefits of IPC membership as well? For more information on membership in IPC, please visit [www.ipc.org](http://www.ipc.org) or call 847/597-2872.

Thank you for your continued support.

# Qualification and Performance Specification for Rigid Printed Boards

## 2 APPLICABLE DOCUMENTS

Append the following to 2.1 IPC:

**IPC-4553** Specification for Immersion Silver Plating for Printed Circuit Boards

### 3.2.6.1 Electroless Depositions and Conductive Coatings

Replace the paragraph with:

Electroless depositions and conductive coatings **shall be** sufficient for subsequent plating processes and may be either electroless metal, vacuum deposited metal, or metallic or nonmetallic conductive coatings. Electroless nickel/

immersion gold plating (ENIG) **shall** be in accordance with IPC-4552. Measurement location and extent **shall** be AABUS.

**Caution:** Immersion gold thicknesses above 0.125  $\mu\text{m}$  [4.925  $\mu\text{in}$ ] can indicate an increased risk of having compromised the integrity of the nickel undercoat due to excessive corrosion. Due to the influence of the design pattern and chemistry process variability, acceptance of the solderability coupon may not represent the part. Correlation of thickness measurements across the pattern is strongly encouraged to demonstrate uniformity of the coating thickness.

**Table 3-2 Final Finish, Surface Plating and Coating Thickness Requirements**

Replace Table as follows:

Code	Finish	Class 1	Class 2	Class 3
<b>S</b>	Solder Coating over Bare Copper	Coverage & Solderable <sup>4</sup>	Coverage & Solderable <sup>4</sup>	Coverage & Solderable <sup>4</sup>
<b>T</b>	Electrodeposited Tin-Lead (fused) - minimum	Coverage & Solderable <sup>4</sup>	Coverage & Solderable <sup>4</sup>	Coverage & Solderable <sup>4</sup>
<b>X</b>	Either Type S or T	As indicated by code		
<b>TLU</b>	Electrodeposited Tin-Lead Unfused - minimum	8.0 $\mu\text{m}$ [315 $\mu\text{in}$ ]	8.0 $\mu\text{m}$ [315 $\mu\text{in}$ ]	8.0 $\mu\text{m}$ [315 $\mu\text{in}$ ]
<b>G</b>	Gold for edge-board connectors and areas not to be soldered - minimum	0.8 $\mu\text{m}$ [31.5 $\mu\text{in}$ ]	0.8 $\mu\text{m}$ [31.5 $\mu\text{in}$ ]	1.25 $\mu\text{m}$ [49.21 $\mu\text{in}$ ]
<b>GS</b>	Gold on areas to be soldered - maximum	0.45 $\mu\text{m}$ [17.72 $\mu\text{in}$ ]	0.45 $\mu\text{m}$ [17.72 $\mu\text{in}$ ]	0.45 $\mu\text{m}$ [17.72 $\mu\text{in}$ ]
<b>GWB-1</b>	Gold Electroplate for areas to be wire bonded (ultrasonic) - minimum	0.05 $\mu\text{m}$ [1.97 $\mu\text{in}$ ]	0.05 $\mu\text{m}$ [1.97 $\mu\text{in}$ ]	0.05 $\mu\text{m}$ [1.97 $\mu\text{in}$ ]
	Electrolytic nickel under gold for areas to be wire bonded (ultrasonic) - minimum	3 $\mu\text{m}$ [118 $\mu\text{in}$ ]	3 $\mu\text{m}$ [118 $\mu\text{in}$ ]	3 $\mu\text{m}$ [118 $\mu\text{in}$ ]
<b>GWB-2</b>	Gold Electroplate for areas to be wire bonded (thermosonic) - minimum	0.3 $\mu\text{m}$ [11.8 $\mu\text{in}$ ]	0.3 $\mu\text{m}$ [11.8 $\mu\text{in}$ ]	0.8 $\mu\text{m}$ [31.5 $\mu\text{in}$ ]
	Electrolytic nickel under gold for areas to be wire bonded (thermosonic) - minimum	3 $\mu\text{m}$ [118 $\mu\text{in}$ ]	3 $\mu\text{m}$ [118 $\mu\text{in}$ ]	3 $\mu\text{m}$ [118 $\mu\text{in}$ ]
<b>N</b>	Nickel - Electroplate for Edge Board Connectors - minimum	2.0 $\mu\text{m}$ [78.7 $\mu\text{in}$ ]	2.5 $\mu\text{m}$ [98.4 $\mu\text{in}$ ]	2.5 $\mu\text{m}$ [98.4 $\mu\text{in}$ ]
<b>NB</b>	Nickel - Electroplate as a barrier <sup>1</sup> - minimum	1.3 $\mu\text{m}$ [51.2 $\mu\text{in}$ ]	1.3 $\mu\text{m}$ [51.2 $\mu\text{in}$ ]	1.3 $\mu\text{m}$ [51.2 $\mu\text{in}$ ]
<b>OSP</b>	Organic Solderability Preservative	Solderable <sup>4</sup>	Solderable <sup>4</sup>	Solderable <sup>4</sup>
<b>ENIG</b>	Electroless Nickel - minimum	3 $\mu\text{m}$ [118 $\mu\text{in}$ ]	3 $\mu\text{m}$ [118 $\mu\text{in}$ ]	3 $\mu\text{m}$ [118 $\mu\text{in}$ ]
	Immersion Gold (Solderable Surface)	Solderable <sup>6</sup>	Solderable <sup>6</sup>	Solderable <sup>6</sup>
	Immersion Gold (Other) - minimum	0.05 $\mu\text{m}$ [1.97 $\mu\text{in}$ ]	0.05 $\mu\text{m}$ [1.97 $\mu\text{in}$ ]	0.05 $\mu\text{m}$ [1.97 $\mu\text{in}$ ]
<b>IS</b>	Immersion Silver	Solderable <sup>4,7</sup>	Solderable <sup>4,7</sup>	Solderable <sup>4,7</sup>
<b>IT</b>	Immersion Tin	Solderable <sup>4</sup>	Solderable <sup>4</sup>	Solderable <sup>4</sup>

Code	Finish	Class 1	Class 2	Class 3
<b>C</b>	Bare Copper	As indicated in Table 3-7 and/or Table 3-8		
<b>Through-Holes</b>				
	Copper <sup>2</sup> - minimum average	20 µm [787 µin]	20 µm [787 µin]	25 µm [984 µin]
	Minimum thin areas	18 µm [709 µin]	18 µm [709 µin]	20 µm [787 µin]
	Minimum Wrap <sup>5</sup>	AABUS	5 µm [197 µin]	12 µm [472 µin]
<b>Blind Vias</b>				
	Copper <sup>2</sup> - minimum average	20 µm [787 µin]	20 µm [787 µin]	25 µm [984 µin]
	Minimum thin area	18 µm [709 µin]	18 µm [709 µin]	20 µm [787 µin]
	Minimum Wrap <sup>5</sup>	AABUS	5 µm [197 µin]	12 µm [472 µin]
<b>Microvias<sup>3</sup> (Blind and Buried)</b>				
	Copper <sup>2</sup> - minimum average	12 µm [472 µin]	12 µm [472 µin]	12 µm [472 µin]
	Minimum thin area	10 µm [394 µin]	10 µm [394 µin]	10 µm [394 µin]
	Minimum Wrap <sup>5</sup>	AABUS	5 µm [197 µin]	6 µm [236 µin]
<b>Buried Via Cores</b>				
	Copper <sup>2</sup> - minimum average	13 µm [512 µin]	15 µm [592 µin]	15 µm [592 µin]
	Minimum thin area	11 µm [433 µin]	13 µm [512 µin]	13 µm [512 µin]
	Minimum Wrap <sup>5</sup>	AABUS	5 µm [197 µin]	7 µm [276 µin]
<b>Buried Vias (&gt;2 layers)</b>				
	Copper <sup>2</sup> - minimum average	20 µm [787 µin]	20 µm [787 µin]	25 µm [984 µin]
	Minimum thin area	18 µm [709 µin]	18 µm [709 µin]	20 µm [787 µin]
	Minimum Wrap <sup>5</sup>	AABUS	5 µm [197 µin]	12 µm [472 µin]

<sup>1</sup>Nickel plating used under the tin-lead or solder coating for high temperature operating environments act as a barrier to prevent the formation of copper-tin compounds.

<sup>2</sup>Copper plating (1.3.4.2) thickness **shall** be continuous and wrap from hole walls onto outer surfaces. Refer to IPC-A-600 section on copper plating thickness for hole walls.

<sup>3</sup>Blind microvias are vias that <0.15 mm [0.006 in] in diameter and formed either through laser or mechanical drilling, wet/dry etching, photo imaging or conductive ink-formation followed by a plating operation. All performance characteristics for plated holes, as defined in this document, **shall** be met. The values given for blind and buried microvias in Table 3-2 are not applicable for stacked microvias. As of the publication of this specification, there is little known about this structure and the reliability results are not consistent with buried and blind microvias. Stacked microvias may also require different inspection criteria.

<sup>4</sup>See also 3.3.6.

<sup>5</sup>Wrap copper plating for filled plated holes **shall** be in accordance with 3.6.2.11.1.

<sup>6</sup>See also 3.2.6.1.

<sup>7</sup>See also 3.2.6.7.

### 3.2.6.7 Other

Change title to "Other Metals and Coatings," delete "immersion silver" and renumber to 3.2.6.8.

Append new 3.2.6.7 paragraph as follows:

**3.2.6.7 Immersion Silver Plating** Immersion silver plating **shall** be in accordance with IPC-4553. Unlike other surface finishes, immersion silver plating is available in two very distinctive but acceptable versions - a thin silver deposit and a thicker silver deposit. It is imperative that the supplier of the printed circuit boards inform the user of the immersion silver plating as to which type of silver they are supplying. Surface thickness measurements, when required for immersion silver, **shall** be in accordance with IPC-4553.

**NOTE:** Pad size for thickness measurements are defined in IPC-4553 and apply for both thin and/or thick silver deposits. Immersion silver finishes are not recommended for "contact surfaces" of Class 3 products.

### 3.2.6.8 Electrodeposited Copper

Renumber to 3.2.6.9

#### 3.3.2.1 Measling

Replace paragraph as follows:

Measling is acceptable for Class 1, 2 and 3 end product, with the exception of high-voltage applications as defined by the customer. Refer to IPC-A-600 for more information.

Append notation as follows:

**Note:** The reader should be aware that, at the time of publication of this amendment to this specification, the IPC-A-610 and IPC-J-STD-001 assembly standards take exception to the bare board measling criteria for Class 3 in this specification.

**3.4.3 Bow and Twist**

Replace second sentence as follows:

End products **shall be** assessed in the delivered form.

**3.6 Structural Integrity**

Replace second and third sentences as follows:

Although the A and B or A/B coupons are assigned for this test, production boards may be used in lieu of the A and B or A/B coupons. Areas selected from boards **shall** contain holes and copper features so that all criteria within this specification can be evaluated.

**Figure 3-8 Typical Microsection Evaluation Specimen (Three Plated-Through Holes)**


Remove parenthetical “Three Plated-Through Holes” from the figure title.

**3.6.2.11 Plating/Coating Thickness**

Add new subsection 3.6.2.11.1 as follows:


**3.6.2.11.1 Copper Wrap Plating** Copper wrap plating minimum as specified in Table 3-2 **shall** be continuous from the filled plated hole onto the external surface of any plated structure and extend by a minimum of 25 µm [984 µin] where an annular ring is required (see Figures 3-13 and 3-14). Reduction of wrap-plating by processing (sanding, etching, planarization, etc.) resulting in insufficient wrap plating is not allowed (see Figure 3-15).

Add new Figure 3-13 as follows:




**Figure 3-13 Surface Copper Wrap Measurement (Applicable to all filled plated-through holes)**

Add new Figure 3-14 as follows:



**Figure 3-14 Wrap Copper in Type 4 PCB (Acceptable)**

Add new Figure 3-15 as follows:



**Figure 3-15 Wrap Copper Removed by Excessive Sanding/Planarization (Not Acceptable)**

Renumber existing Figure 3-13, Metal Core to Plated-Through Hole Spacing, to Figure 3-16

Renumber existing Figure 3-14, Measurement of Minimum Dielectric Spacing, to Figure 3-17.

**3.7.2 Solder Resist Cure and Adhesion**

Replace first sentence as follows:

The cured solder mask coating **shall not** exhibit tackiness, delamination, bubbles or blistering to the following extent;

**3.8 Electrical Requirements**

Replace sentence as follows:

When tested as specified in Table 4-3 and Table 4-4, the printed boards **shall** meet the electrical requirements detailed in the following paragraphs.

**3.10.1 Outgassing**

Replace subsection as follows:

The degree of outgassing **shall** have a Total Mass Loss (TML) of less than one percent (1%) and Collectible Volatile

Condensable Material (CVCM) of less than one tenth of one percent (0.1%). Mass loss **shall** be determined on test coupons or production boards of representative substrates when tested in accordance with IPC-TM-650, Method 2.6.4

**Table 4-3 Acceptance Testing and Frequency**

Append superscript notation to Solderability, Hole, as follows:

Hole <sup>7</sup>	3.3.6		A or A/B or S	Sample (4.0)	Sample (2.5)	Sample (2.5)	Per Panel
-------------------	-------	--	------------------	--------------	--------------	--------------	-----------

Append following note at bottom of Table 4-3:

7. Hole solderability testing not required for Type 2 double-sided boards without plated-through holes.

Append superscript notation to Structural Integrity After Stress Type 2 (Microsection) section header as follows:

**Structural Integrity After Stress Type 2 (Microsection)<sup>8</sup>**

Append following note at bottom of Table 4-3:

8. Cross sectioning not required for Type 2 double-sided boards without plated-through holes for plated-through hole evaluation.