



ASSOCIATION CONNECTING  
ELECTRONICS INDUSTRIES

---

**JPCA**

# IPC/JPCA-6801



Terms and Definitions,  
Test Methods, and Design  
Examples for Build-Up/High  
Density Interconnect (HDI)  
Printed Wiring Boards

**IPC/JPCA-6801**

January 2000

A joint standard developed by IPC and JPCA

# Table of Contents

<b>1 SCOPE</b> .....	1	4.3	Water Absorption Property .....	5
<b>2 APPLICABLE DOCUMENTS</b> .....	1	4.3.1	Purpose .....	5
<b>3 DEFINITIONS OF STRUCTURES AND TERMS</b> .....	1	4.3.2	Test Specimen .....	5
3.1 Structures .....	1	4.3.3	Test Equipment .....	5
3.2 Terms and definitions .....	1	4.3.4	Procedure .....	5
3.2.1 General .....	1	4.3.5	Remarks .....	5
3.2.2 Planer Board.....	1	4.4	Drying Property .....	5
3.2.3 Module Board.....	1	4.4.1	Purpose .....	5
3.3 Design .....	1	4.4.2	Test Specimen .....	5
3.3.1 Build-Up Via/Microvia.....	1	4.4.3	Test Equipment .....	6
3.3.2 Conformal Via .....	1	4.4.4	Procedure .....	6
3.3.3 Filled Via .....	1	4.5	Ionic Impurity .....	6
3.3.4 Stacked Via.....	1	4.5.1	Purpose .....	6
3.3.5 Skip Via .....	1	4.5.2	Test Specimen .....	6
3.3.6 Hole-Plugged Base Via .....	1	4.5.3	Test Equipment .....	6
3.3.7 Via Top Land.....	1	4.5.4	Procedure .....	6
3.3.8 Via Bottom Land.....	1	4.5.5	Remarks .....	6
3.3.9 Landless Via .....	1	4.6	Flexibility .....	7
3.4 Manufacturing .....	2	4.6.1	Purpose .....	7
3.4.1 Laser Via.....	2	4.6.2	Test Specimen .....	7
3.4.2 Photo Via .....	2	4.6.3	Test Equipment.....	7
3.4.3 Stud Via .....	2	4.6.4	Procedure .....	7
3.5 Testing and Inspection .....	2	4.6.5	Remarks .....	7
3.5.1 Via Bottom Trench.....	2	4.7	Dielectric Constant .....	7
3.5.2 Acceleration Factor (AF) .....	2	4.7.1	Purpose .....	7
<b>4 TEST METHODS FOR BUILD-UP/HDI MATERIALS</b> .....	3	4.7.2	Test Specimen.....	7
4.1 Coefficient of Thermal Expansion - Thermomechanical Analyzer (TMA) Method .....	3	4.7.3	Test Equipment .....	7
4.1.1 Purpose .....	3	4.7.4	Procedure .....	7
4.1.2 Test Specimen .....	3	4.7.5	Remarks .....	8
4.1.3 Test Equipment.....	3	<b>5 TEST METHODS FOR BUILD-UP PRINTED BOARDS</b> .....		8
4.1.4 Procedure .....	3	5.1	Coefficient of Thermal Expansion (CTE) .....	8
4.1.5 Notes .....	4	5.1.1	Purpose .....	8
4.1.6 Remarks .....	4	5.1.2	Test Specimen.....	8
4.2 Mechanical Properties .....	4	5.1.3	Test Equipment .....	8
4.2.1 Purpose .....	4	5.1.4	Procedure .....	8
4.2.2 Test Specimen .....	4	5.1.5	Note.....	8
4.2.3 Test Equipment .....	4	5.1.6	Remarks .....	8
4.2.4 Procedure .....	4	5.2	Water Absorption Property .....	8
4.2.5 Notes .....	5	5.2.1	Purpose .....	8
4.2.6 Remarks .....	5	5.2.2	Test Specimen.....	8
		5.2.3	Test Equipment .....	8
		5.2.4	Procedure .....	9

5.2.5	Remarks .....	9	6.3.5	Remarks .....	15
5.3	Drying Property .....	9	<b>7 RELIABILITY TEST METHODS</b> .....		15
5.3.1	Purpose .....	9	7.1	Thermal Shock Test (in Air) .....	15
5.3.2	Test Specimen.....	9	7.1.1	Purpose .....	15
5.3.3	Apparatus .....	9	7.1.2	Test Board.....	15
5.3.4	Procedure .....	9	7.1.3	Test Equipment.....	15
5.3.5	Remarks .....	10	7.1.4	Test Method .....	15
5.4	Ionic Impurity .....	10	7.1.5	Evaluation .....	16
5.4.1	Purpose .....	10	7.1.6	Notes .....	16
5.4.2	Test Specimen.....	10	7.1.7	Remarks .....	16
5.4.3	Test Equipment.....	10	7.2	Bias Test at High Temperature and High Humidity .....	16
5.4.4	Procedure .....	10	7.2.1	Purpose .....	16
5.4.5	Remarks .....	10	7.2.2	Test Board.....	16
5.5	Characteristic Impedance .....	10	7.2.3	Test Equipment.....	17
5.5.1	Purpose .....	10	7.2.4	Procedure .....	17
5.5.2	Test Board.....	10	7.2.5	Evaluation .....	17
5.5.3	Test Equipment.....	10	7.2.6	Notes .....	18
5.5.4	Procedure .....	10	7.2.7	Remarks .....	18
5.5.5	Remarks .....	10	7.3	High Temperature Shelf Test .....	18
5.6	Flatness .....	10	7.3.1	Purpose .....	18
5.6.1	Purpose .....	10	7.3.2	Test Board.....	18
5.6.2	Test Board.....	11	7.3.3	Test Equipment.....	18
5.6.3	Test Equipment.....	11	7.3.4	Test Procedure .....	18
5.6.4	Procedure .....	11	7.3.5	Evaluation .....	18
5.6.5	Notes .....	11	7.3.6	Notes .....	19
5.6.6	Remarks .....	11	7.3.7	Remarks .....	19
<b>6 TEST METHODS FOR G BUILD-UP PRINTED BOARD</b> .....		11	<b>8 DESIGN EXAMPLE</b> .....		19
6.1	Peel Strength of Conductor Layer .....	11	<b>9 DESCRIPTION (CONTINUED DISCUSSION ITEMS)/BACKGROUND OF DEVELOPING JPCA STANDARD FOR BUILD-UP PRINTED BOARDS</b> .....		23
6.1.1	Purpose.....	11	9.1	Test Pattern .....	23
6.1.2	Test Board .....	12	9.1.1	Test Pattern for Thermal Shock Test (In Air) .....	23
6.1.3	Test Equipment.....	12	9.1.2	Test Pattern for High-Temperature and High-Humidity Bias Test .....	23
6.1.4	Procedure .....	12	9.1.3	Test Pattern for High Temperature Storage Test .....	24
6.1.5	Remarks .....	13	9.2	Description of Accelerated Test .....	24
6.2	Pull-Off Strength of Pads .....	13	9.2.1	Acceleration of Thermal Shock Test (In Air) .....	24
6.2.1	Purpose .....	13	9.2.2	Acceleration of Bias Test at High Temperature and High Humidity .....	25
6.2.2	Test Board .....	13	9.2.3	Acceleration of Storage Test at High Temperature .....	27
6.2.3	Test Equipment.....	13			
6.2.4	Procedure .....	14			
6.2.5	Remarks .....	14			
6.3	Thermal Resistance Test for Packaging Build-Up Printed Boards .....	14			
6.3.1	Purpose .....	14			
6.3.2	Test Board.....	14			
6.3.3	Test Equipment.....	14			
6.3.4	Procedure .....	15			

**Figures**

Figure 3-1 Structure Examples ..... 2

Figure 3-2 Names of Via Parts ..... 3

Figure 3-3 Thickness of Insulating Layer in Build-Up Part ..... 3

Figure 3-4 Dimensions of Line/Pad..... 3

Figure 3-5 Filled Via ..... 3

Figure 3-6 Stacked Vias ..... 3

Figure 3-7 Landless Via ..... 3

Figure 3-8 Via Bottom Trench ..... 3

Figure 4-1 Water Absorption Characteristics ..... 5

Figure 4-2 Drying Characteristics..... 6

Figure 4-3 Pattern for Measuring Dielectric Constant ..... 7

Figure 5-1 Measurement of the Thermal Expansion Coefficient of Printed Board..... 8

Figure 5-2 Water Absorption Characteristics ..... 9

Figure 5-3 Drying Characteristics..... 9

Figure 5-4 Construction of Test Board for Characteristic Impedance Measurement ..... 10

Figure 5-5 Example of Measuring Points for Printed Board Flatness..... 11

Figure 6-1 Test Pattern on Conductor Layer to be Tested ..... 12

Figure 6-2 Test for Conductor Peel Strength..... 12

Figure 6-3 Example of Conductor Peel Strength Measurement ..... 13

Figure 6-4 Example of Test Pattern ..... 13

Figure 6-5 Example of Test Terminal ..... 14

Figure 6-6 Test for Conductor Pull-off Strength ..... 14

Figure 9-1 Example of Test Pattern for a Large Pad Crack ..... 23

Figure 9-2 Example of a Test Pattern for Migration within a Layer (Comb Shaped)..... 24

Figure 9-3 Example of Test Pattern for Migration between Layers (Large Area Patterns) ..... 24

Figure 9-4 Example of Test Pattern for Migration between Layers (Large Area Pattern and Line)..... 24

Figure 9-5 Example of Test Pattern for Migration between Via (Land) and Line ..... 25

Figure 9-6 Example of Test Pattern for Migration between Via PTHs..... 25

Figure 9-7 Normal Logarithmic Probability Plot ..... 26

**Tables**

Table 7-1 Standard Acceleration ..... 17

Table 7-2 Conditions Used to Calculate Acceleration Factor ..... 17

Table 9-1 Dimensions for Testing Migration within a Layer..... 24

Table 9-2 Dimension of Test Pattern for Migration between PTHs..... 25

# Terms and Definitions, Test Methods, and Design Examples for Build-Up/High Density Interconnect (HDI) Printed Wiring Boards

## 1 SCOPE

This standard specifies printed wiring boards (PWBs) manufactured by the build-up process used primarily for electronic equipment (hereinafter build-up/high density interconnect (HDI) PWBs). The build-up/HDI PWB, as referred to herein, is defined as the printed board that is built up progressively with the conductor layers and insulating layers using techniques such as plating and printing. The build-up/HDI PWBs include substrates for semiconductor packages.

## 2 APPLICABLE DOCUMENTS

The following are documents referenced in this standard.

**JIS 8 7729** Erichsen Cupping Testers

**JIS C 0010** Environmental Testing Part 1: General and Guidance

**JIS C 5603** Terms and Definitions for Printed Circuits

**JIS K 5400** Testing Methods for Paints

**JIS K 7100** Standard Atmospheres for Conditioning and Testing of Plastics

**JIS K 7127** Testing Method for Tensile Properties of Plastic Films and Sheets

**JIS K 7209** Testing Methods for Water and Boiling Water Absorption of Plastics

## 3 DEFINITIONS OF STRUCTURES AND TERMS

The structures and terms used in this document are defined as follows.

**3.1 Structures** Names of structures and parts of the build-up printed boards are defined in Figure 3-1. For the names other than those defined herein, see the related standards (i.e., JIS C 5603). Other examples of structural elements and parts are shown in Figure 3-2, Figure 3-3, and Figure 3-4.

### 3.2 Terms and definitions

#### 3.2.1 General

**3.2.2 Planer Board** A substrate on which bare chips and surface- and insertion-mount components are mounted. After being mounted with these components, the substrate

is no longer heated for mounting on other planar boards. It generally includes motherboards, daughter cards, etc.

**3.2.3 Module Board** A substrate on which bare chips and surface-mount components are mounted. After being mounted with these components, the substrate is expected to be mounted on other planar boards with heat.

### 3.3 Design

**3.3.1 Build-Up Via/Microvia** The general term for vias in build-up layers of build-up/HDI PWBs. It is a structure interconnecting electrically top and bottom conductors with a hole formed in the insulating layer and made conductive by plating or conductive paste printing.

**3.3.2 Conformal Via** A type of build-up via in which the conductor layer of a uniform thickness is formed conforming to the shape of a hole in the insulating layer.

**3.3.3 Filled Via** A type of build-up via in which the interior of the via is filled with a conductive material (see Figure 3-5).

**3.3.4 Stacked Via** A via formed by stacking one or more build-up vias/microvias on a build-up via/microvia that provides an interlayer connection between three or more conductive layers (see Figure 3-6).

**3.3.5 Skip Via** A via that directly connects conductive layers of build-up/HDI layers that are not adjacent with each other.

**3.3.6 Hole-Plugged Base Via** A plated-through hole (PTH) that is formed on the base of a build-up/HDI printed base-via board and is filled with a filler.

**3.3.7 Via Top Land** A land on the external layer side of a via (see Figure 3-2).

**3.3.8 Via Bottom Land** A land on the internal layer side of a via (see Figure 3-2).

**3.3.9 Landless Via** A via in which the land diameter is designed to be less than or equal to the via diameter (see Figure 3-7).