



IPC-HDBK-001E

Handbook and Guide to Supplement J-STD-001

Developed by the IPC-HDBK-001 Task Group (5-22F) of the Assembly and Joining Process Committee (5-20) of IPC

Supersedes:

IPC-HDBK-001 w/Amendments
1 & 2 - October 2005
IPC-HDBK-001 w/Amendment 1 -
December 2000
IPC-HDBK-001 - March 1998

Users of this publication are encouraged to participate in the development of future revisions.

Contact:

IPC
3000 Lakeside Drive, Suite 309S
Bannockburn, Illinois
60015-1249
Tel 847 615.7100
Fax 847 615.7105

Table of Contents

0.1 GENERAL	1	2 APPLICABLE DOCUMENTS	5
0.1.1 Scope	1	2.1 EIA	5
0.1.2 Purpose	1	2.2 IPC	5
0.2 FORMAT (Using This Handbook)	1	2.3 Electrostatic Discharge Association	6
1 GENERAL	2	3 MATERIAL, COMPONENTS, AND EQUIPMENT REQUIREMENTS	6
1.1 Scope	2	3.1 Materials	6
1.2 Purpose	2	3.2 Solder	6
1.3 Classification	2	3.2.1 Lead-Free Solder	8
1.4 Measurement Units and Applications	2	3.2.2 Solder Purity Maintenance	14
1.4.1 Verification of Dimensions	3	3.3 Flux	20
1.5 Definition of Requirements	3	3.3.1 Flux Application	20
1.5.1 Hardware Defects and Process Indicators	3	3.4 Solder Paste	20
1.5.2 Material and Process Nonconformance	3	3.4.1 Solder Powder	20
1.6 General Requirements	3	3.4.2 Particle Shape Effects	21
1.7 Order of Precedence	3	3.4.3 Solder Particle Size Effects	21
1.7.1 Conflict	3	3.4.4 Oxide Content in Solder Paste	21
1.7.2 Clause Reference	3	3.4.5 Metals Content	21
1.7.3 Appendices	3	3.4.6 Paste Viscosity	22
1.8 Terms and Definitions	3	3.5 Solder Preforms	23
1.8.1 Defect	3	3.6 Adhesives	24
1.8.2 Disposition	3	3.7 Chemical Strippers	24
1.8.3 Electrical Clearance	3	3.8 Components	24
1.8.4 High Voltage	3	3.8.1 Component and Seal Damage	24
1.8.5 Manufacturer (Assembler)	3	3.8.2 Coating Meniscus	25
1.8.6 Objective Evidence	3	3.9 Soldering Tools and Equipment	25
1.8.7 Process Control	3	4 GENERAL SOLDERING AND ASSEMBLY REQUIREMENTS	26
1.8.8 Process Indicator	4	4.1 Electrostatic Discharge (ESD)	26
1.8.9 Proficiency	4	4.2 Facilities	26
1.8.10 Solder Destination Side	4	4.2.1 Environmental Controls	26
1.8.11 Solder Source Side	4	4.2.2 Temperature and Humidity	26
1.8.12 Supplier	4	4.2.3 Lighting	27
1.8.13 User	4	4.2.4 Field Assembly Operations	27
1.8.14 Wire Overwrap	4	4.3 Solderability	27
1.8.15 Wire Overlap	4	4.4 Solderability Maintenance	28
1.9 Requirements Flowdown	4	4.5 Removal of Component Surface Finishes	28
1.10 Personnel Proficiency	4	4.5.1 Gold Removal	28
1.11 Acceptance Requirements	5	4.5.2 Other Metallic Surface Finishes Removal	29
1.12 General Assembly Requirements	5	4.6 Thermal Protection	29
1.13 Miscellaneous Requirements	5	4.7 Rework of Nonsolderable Parts	30
1.13.1 Health and Safety	5	4.8 Presoldering Cleanliness Requirements	30
1.13.2 Procedures for Specialized Technologies	5		

4.9	General Part Mounting Requirements	30	6 THROUGH-HOLE MOUNTING AND TERMINATIONS	52
4.9.1	Stress Relief	31	6.1 Through-Hole Terminations - General	52
4.10	Hole Obstruction	31	6.1.1 Lead Forming	54
4.11	Metal-Cased Component Isolation	31	6.1.2 Lead Deformation Limits	56
4.12	Adhesive Coverage Limits	31	6.1.3 Termination Requirements	56
4.13	Mounting of Parts on Parts (Stacking of Components)	32	6.1.4 Lead Trimming	57
4.14	Connectors and Contact Areas	32	6.1.5 Interfacial Connections (Vias)	57
4.15	Handling of Parts	32	6.1.6 Coating Meniscus in Solder	57
4.15.1	Preheating	33	6.2 Supported Holes	57
4.15.2	Controlled Cooling	33	6.2.1 Solder Application	57
4.15.3	Drying/Degassing	34	6.2.2 Through-Hole Component Lead Soldering	58
4.15.4	Holding Devices and Materials	34	6.3 Unsupported Holes	58
4.16	Machine (Nonreflow) Soldering	34	6.3.1 Lead Termination Requirements for Unsupported Holes	58
4.16.1	Machine Controls	34		
4.16.2	Solder Bath	35		
4.17	Reflow Soldering	36	7 SURFACE MOUNTING OF COMPONENTS	58
4.18	Solder Connection	44	7.1 Surface Mount Device Lead Forming	58
4.18.1	Exposed Surfaces	44	7.1.1 Lead Deformation Limits	58
4.18.2	Solder Connection Defects	45	7.1.2 Flat Pack Parallelism	58
4.18.3	Partially Visible or Hidden Solder Connections	45	7.1.3 Surface Mount Device Lead Bends	59
4.19	Heat Shrinkable Soldering Devices	45	7.1.4 Flattened Leads	59
5 WIRES AND TERMINAL CONNECTIONS	46	7.1.5 Dual-in-Line Packages (DIPs)	59	
5.1	Wire and Cable Preparation	46	7.1.6 Parts Not Configured for Surface Mounting	59
5.1.1	Insulation Damage	46	7.2 Leaded Component Body Clearance	59
5.1.2	Strand Damage	46	7.2.1 Axial-Leaded Components	59
5.1.3	Tinning of Stranded Wire	47	7.3 Parts Configured for Butt Lead Mounting	59
5.2	Solder Terminals	47	7.4 Hold Down of Surface Mount Leads	60
5.3	Bifurcated, Turret and Slotted Terminal Installation	47	7.5 Soldering Requirements	60
5.3.1	Shank Damage	47	7.5.1 Misaligned Components	60
5.3.2	Flange Damage	47	7.5.2 Unspecified and Special Requirements	60
5.3.3	Flared Flange Angles	48	7.5.3 Bottom Only Terminations	60
5.3.4	Terminal Mounting - Mechanical	48	7.5.4 Rectangular or Square End Chip Components - 1, 3 or 5 Side Termination	60
5.3.5	Terminal Mounting - Electrical	48	7.5.5 Cylindrical End Cap Terminations	60
5.3.6	Terminal Soldering	48	7.5.6 Castellated Terminations	61
5.4	Mounting to Terminals	48	7.5.7 Flat Gull Wing Leads	61
5.4.1	General Requirements	49	7.5.8 Round or Flattened (Coined) Gull Wing Leads	61
5.4.2	Bifurcated and Turret Terminals	50	7.5.9 J Lead Terminations	61
5.4.3	Slotted Terminals	51	7.5.10 Butt/I Connections (Not Permitted for Class 3 Products)	61
5.4.4	Hook Terminals	51	7.5.11 Flat Lug Leads	61
5.4.5	Pierced or Perforated Terminals	51	7.5.12 Tall Profile Components Having Bottom Only Terminations	61
5.5	Soldering to Terminals	51	7.5.13 Inward Formed L-Shaped Ribbon Leads	61
5.5.1	Cup and Hollow Cylindrical Terminals	51	7.5.14 Surface Mount Area Array Packages	61
			7.5.15 Bottom Termination Components (BTC)	62

7.5.16	Components with Bottom Thermal Plane Terminations (D-Pak)	62
7.5.17	Flattened Post Connections	62
7.6	Specialized SMT Terminations	62
8	CLEANING PROCESS REQUIREMENTS	62
8.0.1	Process Residues and Their Impact on Product Reliability	63
8.0.2	Historical Perspective on Cleaning and Cleaning Processes	63
8.0.3	Magnification and Inspection Relative to Cleanliness	64
8.0.4	J-STD-001E Section 8 Demystified	65
8.1	Cleanliness Exemptions	66
8.2	Ultrasonic Cleaning	66
8.3	Post Solder Cleanliness	66
8.3.1	Particulate Matter	66
8.3.2	Flux Residue and Other Ionic or Organic Contaminates	66
8.3.3	Post Soldering Cleanliness Designator	66
8.3.4	Cleaning Option	67
8.3.5	Test for Cleanliness	67
8.3.6	Testing	67
9	PCB REQUIREMENTS	75
9.1	Printed Circuit Board Damage	75
9.1.1	Blistering/Delamination	75
9.1.2	Weave Exposure	75
9.1.3	Haloing	75
9.1.4	Land Separation	75
9.1.5	Land/Conductor Reduction in Size	75
9.1.6	Flexible Circuitry Delamination	76
9.1.7	Flexible Circuitry Damage	76
9.1.8	Burns	76
9.1.9	Solder on Gold Contacts	76
9.1.10	Measles	76
9.2	Marking	76
9.3	Bow and Twist Warpage	76
10	COATING AND ENCAPSULATION, STAKING	76
10.1	Conformal Coating	76
10.1.1	Types of Conformal Coatings	77
10.1.1	Application	81
10.1.2	Performance Requirements	82
10.1.3	Conformal Coating Inspection	87
10.1.4	Rework of Conformal Coating	87
10.2	Encapsulation	88
10.2.1	Application	88
10.2.2	Performance Requirements	89
10.2.3	Rework of Encapsulant Material	89
10.2.4	Encapsulant Inspection	89
10.3	Staking (Adhesive)	89
10.3.1	Staking	89
10.3.2	Staking (Inspection)	89
11	PRODUCT ASSURANCE	90
11.1	Hardware Defects Requiring Disposition	90
11.2	Inspection Methodology	90
11.2.1	Process Verification Inspection	90
11.2.2	Visual Inspection	90
11.2.3	Sampling Inspection	90
11.3	Process Control Requirements	91
11.3.1	Opportunities Determination	91
11.4	Statistical Process Control	91
12	REWORK AND REPAIR	91
12.1	Rework	91
12.2	Repair	92
12.3	Post Rework/Repair Cleaning	92
APPENDIX A	Guidelines for Soldering Tools and Equipment	93
APPENDIX B	Minimum Electrical Clearance - Electrical Conductor Spacing	93
APPENDIX C	Cross Reference Listing by Revision	94
Figures		
Figure 3-1	Phase Diagram for Eutectic Solder	7
Figure 3-2	Eutectic Solder Microstructure	8
Figure 3-3	Eutectic Solder Microstructure	8
Figure 3-4	Solder Wire Core Flux Comparison	9
Figure 3-5	Solder Alloy Fracture Toughness Testing Results	10
Figure 3-6	Solder Alloy Drop Shock Testing Results	10
Figure 3-7	Lead-Free Solder Alloy/Component Surface Finish Incompatibility Example	11
Figure 3-8	left: Non-uniform Solder Joint Microstructure, right: Incomplete Solder Joint Reflow (Head-on-Pillow)	12
Figure 3-9	Component Degradation Due to Lead-free Soldering Process Incompatibility	12
Figure 3-10	Lead-free Solder Alloy Attack of Wave Solder Equipment	12
Figure 3-11	Copper Erosion Due to Lead-Free Soldering Processes	13
Figure 4-1	Component Bridging	32
Figure 5-1	Compound Wire Stripper	46
Figure 5-2	Stripped Wire	46
Figure 5-3	Flange Damage	47

Figures

Figure 3-1	Phase Diagram for Eutectic Solder	7
Figure 3-2	Eutectic Solder Microstructure	8
Figure 3-3	Eutectic Solder Microstructure	8
Figure 3-4	Solder Wire Core Flux Comparison	9
Figure 3-5	Solder Alloy Fracture Toughness Testing Results	10
Figure 3-6	Solder Alloy Drop Shock Testing Results	10
Figure 3-7	Lead-Free Solder Alloy/Component Surface Finish Incompatibility Example	11
Figure 3-8	left: Non-uniform Solder Joint Microstructure, right: Incomplete Solder Joint Reflow (Head-on-Pillow)	12
Figure 3-9	Component Degradation Due to Lead-free Soldering Process Incompatibility	12
Figure 3-10	Lead-free Solder Alloy Attack of Wave Solder Equipment	12
Figure 3-11	Copper Erosion Due to Lead-Free Soldering Processes	13
Figure 4-1	Component Bridging	32
Figure 5-1	Compound Wire Stripper	46
Figure 5-2	Stripped Wire	46
Figure 5-3	Flange Damage	47

Figure 5-4	Flare Angles	48	Figure 10-2	Cure Windows of Primer Cure	86
Figure 5-5	Terminal Mounting - Mechanical	48	Figure 10-3	Conditions that Influence the Extent of Primer Cure	86
Figure 5-6	Terminal Mounting - Electrical	48	Figure 10-4	Influence of Temperature and Humidity	86
Figure 5-7	Stress Relief	49			
Figure 5-8	Wire Wrap	49			
Figure 5-9	Wire Wrap Around Terminal Post	49			
Figure 5-10	Continuous Runs	49			
Figure 5-11	Wire and Lead Wrap Around	50			
Figure 5-12	Side Route Connections and Wrap on Bifurcated Terminal	50			
Figure 5-13	Bottom Route Terminal Connection	51			
Figure 5-14	Top Route Terminal Connection	51			
Figure 5-15	Hood Terminal Connections	51			
Figure 5-16	Solder Height	52			
Figure 6-1	Side Mounting	53			
Figure 6-2	Vertical Mounting of Freestanding Components	53			
Figure 6-3	Mounting of Components with Dual Non-Axial Leads	53			
Figure 6-4	Typical Configuration of Components with Dual Non-Axial Leads	53			
Figure 6-5	End Mounting	54			
Figure 6-6	Mounting with Feet on Standoffs	54			
Figure 6-7	Non-Resilient Footed Standoffs	54			
Figure 6-8	Lead Forming Forces	55			
Figure 6-9	Lead Bends	56			
Figure 6-10	Through-Hole Mounting Methods	56			
Figure 6-11	Via Fill	57			
Figure 7-1	Surface Mount Device Lead Forming	58			
Figure 7-2	DIP Lead Forming	59			
Figure 7-3	Surface Mounted and Butt Mounted DIPS	59			
Figure 8-1	Burned PCB	62			
Figure 8-2	Dendrites	63			
Figure 8-3	Solder Mask Surface Appearance	64			
Figure 8-4	White Residue	65			
Figure 8-5	Frosted Solder Appearance	65			
Figure 8-6	Average Tin Whisker Density	74			
Figure 8-7	Average Tin Whisker Density	75			
Figure 10-1	Conformal Coating Family Trees	78			
				Tables	
			Table 1-1	Metric Prefixes	2
			Table 1-2	Conversion Formulae	2
			Table 3-1	Common Physical Property Values for Eutectic or Near Eutectic Tin/Lead Solder	8
			Table 3-2	Lead-Free Solder Alloys	9
			Table 3-3	Lead-Free Solder Alloys and Their Melting Temperatures	9
			Table 3-4	Levels of Allowable Solder Impurities for Sn60Pb40 and Sn63Pb37 Solders (Weight %)	15
			Table 3-5	Flux Identification System	18
			Table 3-6	Mesh Size vs. Particle Size for Solder Powders Used in Solder Paste	21
			Table 3-7	Recommended Viscosities of Solder Pastes	22
			Table 3-8	Effects of Parameters on Viscosity	22
			Table 4-1	Baking Times and Temperatures (Bare/ Unpopulated PCB)	34
			Table 4-2	Common Screen Parameters	37
			Table 4-3	Common Screening Problems and Solutions ...	38
			Table 4-4	Physical Properties of Vapor Phase Reflow Fluids	39
			Table 4-5	Advantages and Disadvantages of Vapor Phase Soldering	39
			Table 4-6	Thermal Data for Electronic Materials	40
			Table 4-7	Problems and Solutions in Vapor Phase Soldering	41
			Table 4-8	IR Radiation	41
			Table 4-9	Advantage and Disadvantages of IR Soldering	41
			Table 4-10	Characteristics of Infrared Sources for SMT Soldering	42
			Table 5-1	Allowable Strand Damage	47
			Table 6-1	Lead Forming Guide	55
			Table 8-1	Equivalency Values from MIL-STD-2000	68
			Table 10-1	Preferred Conformal Coating Removal Methods	88

Handbook and Guide to Supplement J-STD-001

0.1 GENERAL

0.1.1 Scope This Handbook is a companion reference to the J-STD-001 *Requirements for Soldered Electrical and Electronic Assemblies* and is intended to provide supporting information.

Additional detailed information can be found in documents referenced within the Standard (and this Handbook). Users are encouraged to reference those documents to better understand the applicable subject areas.

Although this Handbook uses mandatory terminology (e.g., **shall**, must, etc.), nothing within this Handbook is considered mandatory unless otherwise specified as a mandatory requirement in the contract documentation.

The intent of this Handbook is to capture “how and why” information and give more background for the specification limits and how they were derived. In addition, other supporting information is provided to give a broader understanding of the process considerations needed for the production of acceptable hardware. The target user of this Handbook is a process or manufacturing engineer.

0.1.2 Purpose This Handbook describes materials, methods, and verification criteria that, when applied as recommended or required, will produce quality soldered electrical and electronic assemblies. The intent of this Handbook is to explain the “how-to,” the “why,” and fundamentals for these processes, in addition to implementing control over processes rather than depending on end-item inspection to determine product quality.

The J-STD-001 and the IPC-HDBK-001 do not exclude any acceptable process used to make the electrical connections, as long as the methods used will produce completed solder joints conforming to the acceptability requirements of the Standard.

0.2 FORMAT (Using This Handbook)

This Handbook provides guidance on the J-STD-001E requirements. The clause numbers in this Handbook refer and correspond to the clause numbers in J-STD-001E. However, the information provided in this Handbook is applicable to Users of any previous version of J-STD-001.

The text of J-STD-001E includes a space shuttle symbol where the requirements are different in J-STD-001ES *Space Applications Electronic Hardware Addendum to IPC J-STD-001E Requirements for Soldered Electrical and Electronic Assemblies*, but it has been removed from the text of this Handbook. Although this document will not provide discussion on each of the differences between J-STD-001 and J-STD-001ES, it will provide information on certain topics addressed in J-STD-001ES, i.e., lead-free mitigation, that may need to be considered in a general soldering process. This information will be included in the applicable section of this Handbook and not highlighted in any manner.

A cross reference listing, provided as Appendix C to this Handbook, will assist Users with identifying related paragraphs in previous revisions of J-STD-001. This cross reference listing includes identification of the associated Space Applications Electronic Hardware Addendum paragraphs for revisions E (ES) and D (DS).

Where used verbatim, text that is directly quoted from a standard is italicized. In this Handbook, the word “Standard” refers specifically to J-STD-001 Revision E.

NOTE: References in the text of this Handbook (not text quoted from a Standard) refer only to sections, tables, and figures in this Handbook and will be followed by “of the Standard” unless otherwise noted (see Example 1). If the reference is to a section, table, or figure a designator of the revision being referenced will follow it (see Example 2).

Example 1: For more information on lead trimming, see 5.2.0.5.

Example 2: For more information on surface mount components, see Table 7-2 of the Standard.