



**IPC-CM-770E**

# **Guidelines for Printed Board Component Mounting**

Developed by the Component Mounting Guidelines Task Group (5-21a)  
of the Assembly & Joining Processes Committee (5-20) of IPC

***Supersedes:***

IPC-CM-770 - September 1968  
IPC-CM-770A - March 1976  
IPC-CM-770B - October 1980  
IPC-CM-770C - March 1987  
IPC-CM-770D - January 1996

Users of this publication are encouraged to participate in the development of future revisions.

**Contact:**

IPC  
2215 Sanders Road  
Northbrook, Illinois  
60062-6135  
Tel 847 509.9700  
Fax 847 509.9798

# Table of Contents

<b>1 SCOPE .....</b>	1	<b>3.4.3 Storage .....</b>	22
1.1 Purpose .....	1	3.5 Material Movement Systems .....	23
1.2 Classification of Board Types and Assemblies .....	1	3.5.1 Transporters .....	23
1.2.1 Performance Classes .....	1	3.5.2 Racks and Carriers .....	23
1.2.2 Producibility Levels .....	1	<b>4 COMPONENT GUIDELINES .....</b> 23	
1.2.3 Product Types .....	2	4.1 Component Characterization and Classes .....	23
1.2.4 Printed Circuit Board Assembly Types .....	2	4.1.1 Axial-Leaded Components .....	23
1.3 Order of Precedence .....	3	4.1.2 Radial-Leaded Components .....	23
1.4 Presentation .....	3	4.1.3 Chip Components .....	23
1.5 Terms and Definitions .....	3	4.1.4 Small Outline Components (SOs) .....	26
<b>2 APPLICABLE DOCUMENTS .....</b>	8	4.1.5 Multiple-Ribbon-Lead Components .....	26
2.1 IPC .....	9	4.1.6 Chip Carriers .....	26
2.2 Joint Industry Standards .....	10	4.1.7 Unpackaged Semiconductors .....	26
2.3 Electronic Industries Association .....	10	4.1.8 Tape Automated Bonding (TAB) .....	26
2.4 EOS/ESD Association Documents .....	10	4.1.9 Area Array Components .....	26
2.5 JEDEC .....	10	4.1.10 Connectors .....	26
<b>3 GENERAL GUIDELINES .....</b>	10	4.1.11 Sockets .....	26
3.1 Design Options and Considerations .....	10	4.1.12 Electromechanical and Interconnect Components .....	26
3.1.1 Leadless Component Terminations .....	11	4.2 Component Packaging/Delivery Systems .....	27
3.1.2 Leaded Component Terminations .....	11	4.3 Lead/Termination Finishes .....	27
3.1.3 Spacing .....	11	<b>5 PACKAGING AND INTERCONNECTING (PRINTED BOARD) STRUCTURES .....</b> 27	
3.1.4 Part Type .....	11	5.1 Printed Board Characterization and Classes ....	27
3.2 Assembly Considerations .....	12	5.1.1 Rigid Laminate Boards .....	27
3.2.1 Component Preparation .....	12	5.1.2 Flexible Laminate Boards .....	27
3.2.2 Lead Forming .....	12	5.1.3 Metal-Core Boards .....	28
3.2.3 Component Placement .....	13	5.2 Supporting-Plane Printed Board Structures ....	28
3.2.4 Mixed Assemblies .....	13	5.2.1 Printed Board Bonded to Support Plane (Metal or Nonmetal) .....	28
3.2.5 Component Securing .....	15	5.2.2 Sequentially-Processed Structures with Metal Support Plane .....	29
3.3 Materials .....	16	5.2.3 Discrete-Wire Structures with Metal Support Plane .....	29
3.3.1 Solder .....	16	5.2.4 Flexible Printed Board with Metal Support Plane .....	30
3.3.2 Flux .....	16	5.3 Constraining Core Printed Board Structures ...	30
3.3.3 Cleaning Agent .....	17	5.3.1 Porcelainized-Metal (Metal Core) Structures ..	30
3.3.4 Adhesive .....	17	5.3.2 Printed Board with Constraining (Not Electrically Functioning) Core .....	31
3.3.5 Components .....	17	5.3.3 Printed Boards with Electrically-Functional Constraining Cores .....	31
3.3.6 Printed Boards .....	17	5.3.4 Printed Board with Constraining Core .....	31
3.3.7 Board & Lead Finishes .....	18	5.4 Other Mounting Structure Materials and Considerations .....	31
3.3.8 Solderability .....	18		
3.3.9 Coating .....	18		
3.4 Handling and Storage .....	19		
3.4.1 EOS/ESD .....	19		
3.4.2 Moisture Sensitivity .....	22		

5.4.1	Heat Sinks .....	31	7.5.1	Solder Pastes and Adhesives .....	44
5.4.2	Spacers .....	33	7.5.2	Solder Performs .....	44
5.4.3	Component-Lead Spreaders .....	33	<b>8 INTERCONNECT TECHNOLOGY</b> .....		
5.4.4	Thermally Conductive Insulators .....	34	8.1	Component Spacing .....	44
<b>6 ASSEMBLY DESIGN CYCLE</b>	.....	34	8.1.1	Component Considerations .....	44
6.1	Types of Assembly Operations .....	34	8.1.2	Wave Solder Component Orientation .....	44
6.1.1	Inline Machines .....	34	8.1.3	Component Placement .....	44
6.1.2	Sequential Machines .....	34	8.1.4	Grid-Based Component Positioning .....	45
6.1.3	Mass Placement Machines .....	34	8.2	Single and Double-Sided Board Assembly .....	45
6.2	Soldering Operations .....	34	8.3	Component Standoff Height for Cleaning .....	45
6.2.1	Manual Soldering Tools and Processes .....	34	8.4	Fiducial Marks .....	46
6.2.2	Automated Soldering Processes .....	35	8.4.1	Global Fiducials .....	46
6.3	Assembly Sequence .....	37	8.4.2	Local Fiducials .....	46
6.3.1	Inspect Before Assembly .....	37	8.4.3	Size and Shape of Fiducial .....	47
6.3.2	Substrate Preparation .....	37	8.5	Conductors .....	47
6.3.3	Component Preparation (Tinning/Solder Dipping) .....	37	8.5.1	Conductor Width and Spacing .....	47
6.3.4	Assembly Process Sequence .....	37	8.6	Via Guidelines .....	47
6.4	Mass Attachment Properties .....	37	8.6.1	Drilled Via Holes .....	47
6.4.1	Machine Soldering Processes .....	37	8.6.2	Vias and Land Pattern Separation .....	48
6.5	Environment (Nitrogen) .....	39	8.6.3	Vias Under Components .....	48
6.5.1	Controlled Atmosphere Soldering .....	39	8.7	Standard Fabrication Allowances .....	48
<b>7 PLACEMENT GUIDELINES</b>	.....	39	8.7.1	Manufacturing Characteristics .....	48
7.1	Placement Technology .....	39	8.7.2	Conductor Width and Spacing Tolerances .....	49
7.1.1	Placement .....	39	8.7.3	Conductive Pattern Feature Location Tolerance .....	49
7.1.2	Process Identification .....	39	8.8	Board Size and Panelization .....	49
7.2	Design Checks .....	41	8.8.1	Panel Format .....	49
7.2.1	Design Checks for All Assembly Types .....	42	8.8.2	Panel Construction .....	50
7.2.2	Design Checks for Surface Mounted Assemblies .....	42	<b>9 COMPONENT CHARACTERISTICS THROUGH-HOLE</b> .....	52	
7.2.3	Design Checks for Mixed Technology Assemblies Involving Auto-Placement and Auto-Insertion .....	43	9.1	Axial-Leaded Discrete Components .....	52
7.3	Specification and Procurement of Components .....	43	9.1.1	Packaging Axial Leaded Discrete Component .....	52
7.3.1	Product Processes and Applications .....	43	9.2	Radial-Leaded Discrete Components .....	53
7.3.2	Component Package Style .....	43	9.2.1	Part Type Description .....	53
7.3.3	Component Transit Packaging .....	43	9.2.2	Packaging Radial Leaded Discrete Components .....	53
7.3.4	Date of Manufacture and Solderable Coating Thickness .....	43	9.3	Multiple-Radial-Lead Components .....	54
7.4	Specification and Procurement of Printed Boards .....	43	9.3.1	Transistor Outline (TO) Cans .....	54
7.4.1	Specifying Printed Boards .....	43	9.3.2	Multiple-Lead Variable Resistors .....	54
7.4.2	Notifying Assemblers and Their Suppliers .....	43	9.4	Inline Packages .....	54
7.4.3	Suitability for High Assembly Yield .....	43	9.4.1	Dual-Inline Packages .....	54
7.5	Specifications and Procurement of Process Materials .....	44	9.4.2	Single-Inline Packages .....	54
			9.5	Ribbon-Lead Components .....	55
			9.5.1	Flatpack .....	55
			9.6	Pin Grid Array Components .....	56

9.7	Through-Hole Mount Connectors .....	57	11.3.2	Radial Leaded Discrete Components .....	75
9.8	Through-Hole Sockets .....	58	11.3.3	Multiple Radial Lead Component .....	76
<b>10</b>	<b>MOUNTING STRUCTURE REQUIREMENTS</b>		11.3.4	Hermetically-Sealed Components .....	77
	<b>THROUGH-HOLE</b> .....	59	11.3.5	Rectangular-Bodied Components .....	77
10.1	Printed Board Characterization and Types .....	59	11.3.6	Metal Power Packages .....	77
10.1.1	Lead/Hole Ratio .....	59	11.4	Mixed Technology .....	77
10.1.2	Unsupported Holes .....	59	11.4.1	Axial Leaded Discrete Components .....	77
10.1.3	Supported Holes .....	59	11.4.2	Radial Leaded Discrete Components .....	77
10.1.4	Axial and Radial Lead Component Mounting .....	59	11.4.3	Inline Leaded Components .....	77
10.1.5	Multiple Radial Lead Component Land Patterns .....	59	11.4.4	Pin Grid Array Components .....	77
10.1.6	Dual-Inline Package (DIP) Land Patterns .....	60	11.5	Manual Techniques .....	78
10.1.7	Land Patterns for Ribbon Lead Component ..	60	11.5.1	Axial and Radial Discrete Components .....	78
10.1.8	Land Patterns for Pin Grid Array Component .....	60	11.5.2	Dual-Inline Package Gripping Tools .....	78
10.1.9	Land Patterns for Through Hole Mount Connectors .....	61	11.5.3	Multiple Radial Leaded Discrete Components .....	78
10.1.10	Land Patterns for Through Hole Mounted Sockets .....	61	11.5.4	Inline Leaded Components .....	78
<b>11</b>	<b>ASSEMBLY SEQUENCE THROUGH-HOLE</b> .....	61	11.6	Automated Techniques .....	78
11.1	Process Steps .....	61	11.6.1	Axial Leaded Discrete Components .....	78
11.1.1	Sequence .....	61	11.6.2	Radial Leaded Discrete Components .....	79
11.1.2	Attachment Issues .....	61	11.6.3	Multiple Radial Lead Components .....	79
11.1.3	Assembly Process Methods .....	61	11.6.4	Inline Leaded Components .....	80
11.1.4	Lead Termination after Assembly .....	63	<b>12</b>	<b>COMPONENT CHARACTERISTICS</b>	
11.1.5	Preformed Leads .....	64		<b>SURFACE MOUNT</b> .....	80
11.1.6	Component Retention .....	65	12.1	Characterization and Classes .....	80
11.1.7	Lead Cutting .....	66	12.1.1	Part Type Descriptions .....	80
11.1.8	Axial Leaded Component .....	67	12.2	Component Procurement .....	84
11.1.9	Radial Leaded Discrete Component .....	67	12.2.1	Packaging .....	84
11.1.10	Mechanical Securing .....	69	12.2.2	Delivery System .....	86
11.1.11	Inline Leads .....	69	12.3	Handling and Storage .....	86
11.1.12	Pin Grid Array Components .....	72	12.3.1	ESD Protection .....	86
11.1.13	Through Hole Mounted Connector .....	72	12.3.2	Moisture .....	86
11.2	Component Placement .....	72	12.4	Chip Resistors .....	87
11.2.1	Straight Through Leads .....	72	12.4.1	Basic Construction .....	87
11.2.2	Clinched Leads .....	73	12.4.2	Termination Materials .....	87
11.2.3	Lead Spacing .....	73	12.4.3	Marking .....	87
11.2.4	Component Body .....	73	12.5	Chip Capacitors .....	87
11.2.5	Hardware Clearance .....	73	12.5.1	Basic Construction .....	87
11.2.6	Radial Leaded Discrete Components .....	74	12.5.2	Termination Materials .....	88
11.2.7	Plastic Power Transistors .....	74	12.5.3	Marking .....	88
11.2.8	Electrical Insulators and Thermal Conductors .....	75	12.6	Inductors .....	88
11.3	Vertical Mounting .....	75	12.6.1	Basic Construction .....	88
11.3.1	Axial Leaded Discrete Components .....	75	12.6.2	Termination Materials .....	88
			12.6.3	Marking .....	89
			12.7	Tantalum Capacitors .....	89
			12.7.1	Basic Construction .....	89
			12.7.2	Termination Materials .....	89

12.7.3	Marking .....	90	12.19.1	Premolded Plastic Chip Carriers .....	93
12.8	Metal Electrode Face (MELF) Components ...	90	12.19.2	Post-Molded Plastic Chip Carriers .....	93
12.8.1	Basic Construction .....	90	12.19.3	Marking .....	93
12.8.2	Termination Materials .....	90	12.20	LCC .....	94
12.8.3	Marking .....	90	12.20.1	Basic Construction .....	94
12.9	SOT 23 .....	90	12.20.2	Termination Materials .....	94
12.9.1	Basic Construction .....	90	12.20.3	Marking .....	94
12.9.2	Termination Materials .....	90	<b>13 MOUNTING STRUCTURE GUIDELINES</b>		
12.9.3	Marking .....	90	<b>SURFACE MOUNT .....</b> 94		
12.10	SOT 89 .....	90	13.1	Printed Board Characterization and Types .....	94
12.10.1	Basic Construction .....	90	13.2	Organic Rigid, Organic Flex and Rigid-Flex ..	94
12.10.2	Termination Materials .....	91	13.3	Land Patterns .....	94
12.10.3	Marking .....	91	13.4	Tolerance Analysis .....	95
12.11	SOD 123 .....	91	13.4.1	Land pattern Configurations for Small Outline Packages .....	95
12.11.1	Basic Construction .....	91	13.4.2	Land patterns for DIPs and SIPs .....	97
12.11.2	Termination Materials .....	91	13.4.3	Chip Carrier Land Patterns .....	97
12.11.3	Marking .....	91	13.4.4	Land Patterns for Surface Mount Connectors .....	97
12.12	SOT 143 .....	91	13.4.5	Land Patterns for Surface Mount Sockets .....	97
12.12.1	Basic Construction .....	91	13.5	Alternative Printed Board Structures .....	97
12.12.2	Termination Materials .....	91	13.5.1	Supporting-Plane Printed Board .....	97
12.12.3	Marking .....	91	13.5.2	High-Density Printed Board Technology .....	98
12.13	SOT 223 .....	91	13.6	Surface Preparation .....	98
12.13.1	Basic Construction .....	91	13.6.1	Temporary Masking Guidelines .....	98
12.13.2	Termination Materials .....	91	13.7	Gold on Printed Board Surface Mount Lands .....	98
12.13.3	Marking .....	91	13.7.1	Gold Thickness .....	98
12.14	TO 252/TO 268 .....	91	13.8	Printed Board Condition .....	98
12.14.1	Basic Construction .....	91	<b>14 SURFACE MOUNT .....</b> 98		
12.14.2	Termination Materials .....	91	14.1	Assembly Hierarchy .....	98
12.14.3	Marking .....	91	14.1.1	Sequence .....	98
12.15	SOIC .....	91	14.1.2	Attachment Issues .....	98
12.15.1	Basic Construction .....	92	14.1.3	Lead/Land Configuration after Assembly .....	105
12.15.2	Termination Materials .....	92	14.1.4	Placement .....	105
12.15.3	Pin Numbering .....	92	14.1.5	Mixed Technology .....	105
12.16	SOP .....	92	14.2	Manual Techniques .....	106
12.16.1	Basic Construction .....	92	14.2.1	Manual Assembly .....	106
12.16.2	Termination Materials .....	92	14.3	Automated Assembly Techniques .....	106
12.16.3	Marking .....	92	14.3.1	Placement .....	107
12.17	SOJ .....	92	14.3.2	Automated Assembly of Surface Mount Connectors .....	107
12.17.1	Basic Construction .....	92	14.3.3	Automated Assembly of Surface Mount Sockets .....	108
12.17.2	Termination Materials .....	92	<b>15 COMPONENT CHARACTERISTICS</b>		
12.17.3	Marking .....	92	<b>HIGH PIN COUNT AREA ARRAY .....</b> 108		
12.18	PLCC (Square) .....	92	15.1	Component Definition .....	108
12.18.1	Premolded Plastic Chip Carriers .....	93			
12.18.2	Post-Molded Plastic Chip Carriers .....	93			
12.18.3	Marking .....	93			
12.19	PLCC (Rectangular) .....	93			

---

15.1.1	Body Size .....	108	18.2.3	Nonmelting Bumps .....	115
15.1.2	Ball Size Relationships .....	108	18.2.4	Polymeric/Conductive Adhesive Bumps .....	115
15.1.3	Coplanarity .....	108	18.3	Component Design for Circuit Boards .....	117
15.2	Component Packaging Style Considerations .....	109	18.3.1	Design Considerations (repeated information) .....	117
15.2.1	Plastic Ball Grid Arrays (PBGA) .....	109	18.3.2	Chip Size Standardization .....	117
15.2.2	Ceramic Ball Grid Arrays (CBGA) .....	110	18.3.3	Bump Site Standards .....	118
15.2.3	Ceramic Column Grid Arrays (CCGA) .....	111	18.3.4	Peripheral Lead Standards .....	118
15.2.4	Tape Ball Grid Arrays (TBGA) .....	111	18.3.5	Package Size Standards .....	118
15.3	BGA Connectors .....	112	18.3.6	I/O Capability .....	118
15.3.1	Assembly Considerations for BGA Connectors .....	112	18.3.7	Alpha Particle Emissions (Soft Errors) .....	118
15.3.2	Material Considerations for BGA Connectors .....	112	18.3.8	Substrate Structure Standard Grid Evolution .....	119
15.4	Components Package Drawings .....	112	18.3.9	Footprint Design .....	120
15.5	Component Procurement .....	112	18.3.10	Design Guide Checklist .....	120
15.5.1	Shipping Media ESD .....	112	18.3.11	Die Design Shrinks .....	121
15.5.2	Delivery System .....	112	18.3.12	I/O Drivers on the Periphery .....	121
15.6	Handling and Storage .....	112	18.3.13	Isolating Sensitive I/Os .....	122
15.6.1	ESD Protection .....	112	18.3.14	Printed Board Land Pattern Design .....	122
15.6.2	Moisture .....	112	18.3.15	High Frequency Performance .....	122
<b>16</b>	<b>MOUNTING STRUCTURE REQUIREMENTS HIGH PIN COUNT AREA ARRAY .....</b>	<b>113</b>	18.3.16	Thermal Design .....	123
16.1	Characterization and Classes - Interconnecting Structures (Printed Boards) ..	113	18.4	Handling, Shipping and Storage .....	124
16.2	Standardization .....	113	18.4.1	Handling Systems .....	124
16.3	Ball Pitch .....	113	18.4.2	Storage Atmosphere .....	125
16.4	Future Ball Conditions .....	113	18.4.3	ESD Protection .....	125
16.5	Land Approximation .....	113	18.4.4	Types of Carrier Packaging for Shipping .....	125
16.6	Physical Conditions .....	114	18.4.5	Storage System and Length of Storage .....	125
<b>17</b>	<b>ASSEMBLY HIERARCHY HIGH PIN COUNT AREA ARRAY .....</b>	<b>114</b>	18.5	Mechanical Properties .....	125
17.1	Process Steps .....	114	18.5.1	Interconnect Joint Dimensions .....	126
17.1.1	Sequence .....	114	18.5.2	Solderability of Bumps Not Wetting or Partial Wetting to Substrate is a Reliability Concern .....	126
17.2	Process Step Analysis .....	114	18.6	Electrical Issues .....	126
17.3	Attachment Issues .....	114	18.6.1	Wafer Test/Sorting Inked Die .....	127
17.4	Reflow .....	115	18.6.2	Room Temperature Testing of Wafer vs. Testing Wafers over Temperature and Costs .....	127
17.5	Preclad .....	115	18.7	Marking .....	127
<b>18</b>	<b>COMPONENT CHARACTERISTICS FLIP CHIP DIRECT CHIP ATTACH .....</b>	<b>115</b>	18.8	Physical Conditions .....	127
18.1	Types of Flip Chip Joints .....	115	18.8.1	Workmanship .....	127
18.1.1	Solder Bumps .....	115	<b>19</b>	<b>MOUNTING STRUCTURE GUIDELINES FLIP CHIP DIRECT CHIP ATTACH (Refer to General Guidelines Section) .....</b>	<b>127</b>
18.1.2	Nonsolder Type Bumps .....	115			
18.2	Characterization and Classes of Flip Chip Joints .....	115			
18.2.1	Meltable Solder Joints .....	115			
18.2.2	Partially Meltable Bumps .....	115			
<b>20</b>	<b>ASSEMBLY HIERARCHY FLIP CHIP DIRECT CHIP ATTACH .....</b>	<b>127</b>			
20.1	Process Steps .....	127			
20.2	Manual Techniques for Semiautomated Pick and Place .....	127			

20.2.1	Dexterity .....	128	23.2.1	Magnification Aids for Examining Printed Board Assemblies .....	135
20.3	Automated Techniques .....	128	23.3	Process Control .....	135
20.3.1	Types of Equipment .....	128	23.3.1	Corrective Action Limits .....	135
20.3.2	Precision .....	128	23.3.2	Process Control Details .....	135
20.4	Single Point Attachment .....	128	23.3.3	Defect Reduction .....	136
20.5	Mass Attachment Properties .....	128	23.3.4	Variance Reduction .....	136
20.5.1	Convection Oven Solder Reflow .....	128	23.4	Process Verification Inspection .....	136
20.5.2	Vapor Phase Solder Reflow .....	128	23.4.1	Workmanship .....	136
20.5.3	Infrared Solder Reflow .....	128	23.4.2	General Modification/Repair .....	136
20.5.4	Profile Analysis .....	128	23.4.3	Destructive Testing .....	136
20.5.5	Nitrogen Reflow Atmosphere .....	128	23.4.4	Mild Burn-In (24 hr per assembly) .....	136
<b>21</b>	<b>CLEANING .....</b>	<b>128</b>	<b>24</b>	<b>PERFORMANCE/RELIABILITY EVALUATIONS .....</b>	<b>136</b>
21.1	General Considerations .....	128	24.1	Relationships to Test and Quality Assurance .....	136
21.1.2	Selection of Cleaning Materials .....	129	<b>25</b>	<b>REPAIR/REWORK .....</b>	<b>137</b>
21.1.3	Frequency of Cleaning .....	129	25.1	Reuse of Components .....	137
21.1.4	Ultrasonic Agitation .....	129	25.2	Heat Sinking Effects .....	137
21.2	Cleanliness Assessment .....	129	25.3	Dependence on Printed Board Material Type .....	138
21.2.1	Flux Residues .....	129	25.4	Dependence on Copper Land and Conductor Layout .....	138
21.2.2	Visual Inspection .....	129	25.5	Selection of Suitable Rework Equipment .....	138
21.2.3	Solvent Extract Conductivity Measurement ..	129	25.6	Dependence on Assembly Structure and Soldering Processes .....	138
21.3	Post-Soldering Cleaning .....	129	<b>26</b>	<b>COATING AND ENCAPSULATION .....</b>	<b>138</b>
<b>22</b>	<b>ELECTRICAL TEST CONSIDERATIONS .....</b>	<b>130</b>	26.1	Conformal Coating .....	138
22.1	Five Types of Testing .....	130	26.1.1	Application .....	138
22.1.1	Bare-Board Test .....	130	26.1.2	Performance Guidelines .....	139
22.1.2	Assembled Board Test .....	130	26.1.3	Rework of Conformal Coating .....	139
22.2	Nodal Access .....	130	26.1.4	Conformal Coating Inspection .....	139
22.2.1	Test Philosophy .....	131	26.2	Encapsulation .....	139
22.2.2	Test Strategy for Bare Boards .....	131	26.2.1	Application .....	139
22.3	Full Nodal Access for Assembled Board .....	131	26.2.2	Performance Guidelines .....	139
22.3.1	In-circuit Test Accommodation .....	131	26.2.3	Rework of Encapsulant Material .....	140
22.4	Limited Nodal Access .....	132	<b>27</b>	<b>DOCUMENTATION .....</b>	<b>140</b>
22.5	No Nodal Access .....	132	27.1	Drawing Requirements .....	140
22.6	Clam-Shell Fixtures Impact .....	132	27.2	Electronic Data Transfer .....	140
22.7	Printed Board Test Characteristics .....	132	27.3	Specifications .....	140
22.7.1	Test Land Pattern Spacing .....	132	27.4	Printed Board Assembly Documentation Process Flow .....	140
22.7.2	Test Land Size and Shape .....	132	27.5	Documentation for SMT .....	141
22.7.3	Design for Test Parameters .....	132			
22.7.4	In-Circuit Test .....	133			
22.7.5	Functional Test .....	134			
22.7.6	Test Probes and Probe Lands .....	134			
<b>23</b>	<b>QUALITY ASSURANCE .....</b>	<b>134</b>			
23.1	Relationship to Test/Inspection .....	134			
23.1.1	Visual Inspection .....	134			
23.2	Standard Magnification .....	135			

---

<b>Figures</b>	
Figure 1-1	Type 1 Printed Board Assembly ..... 3
Figure 1-2	Type 2 Printed Board Assemblies ..... 4
Figure 1-3	Clinched Wire Through Connection ..... 6
Figure 3-1	Staggered Hole Pattern Mounting "MO" Flatpack Outline Drawing (Only Inches Shown) ..... 12
Figure 3-2	Component Modifications for Surface Mounting Applications ..... 13
Figure 3-3	Modifying DIP for Surface Mounting ..... 13
Figure 3-4	Placement Machine Considerations ..... 13
Figure 3-5	Mixed Assemblies ..... 14
Figure 3-6	Clip-Mounted Component ..... 15
Figure 3-7	Strap Securing ..... 16
Figure 3-8	Frequently Encountered EOS/ESD Warning Labels ..... 20
Figure 3-9	Series Connected Wrist Strap ..... 22
Figure 3-10	Parallel Connected Wrist Strap ..... 22
Figure 4-1	Through-the-Board Component Types ..... 24
Figure 4-2	Some Surface Mount Component Types ..... 25
Figure 5-1	Printed Board Bonded to Supporting Plane ..... 29
Figure 5-2	Sequentially Processed Structure with Supporting Plane ..... 30
Figure 5-3	Discrete-Wire Structure with Low- Expansion Metal Support Plane ..... 30
Figure 5-4	Flexible Printed Board with Metal Support Plane ..... 31
Figure 5-5	Printed Board with Supporting Plane (Not Electrically-Functional Constraining Core) ... 32
Figure 5-6	Multilayer Printed Board Structure with Copper-Clad Invar Power and Ground Planes (Electrically-Functional Constraining Cores) ..... 32
Figure 5-7	Balanced Structure with Constraining Core not at Neutral Axis ..... 32
Figure 5-8	Balanced Structure with Constraining Core on Neutral Axis not at Neutral Axis ..... 32
Figure 5-9	Common Component Heat Sinks ..... 33
Figure 5-10	Typical Spacers ..... 33
Figure 5-11	Can Mounting Spreader ..... 33
Figure 5-12	Thermally Conductive Insulator ..... 34
Figure 7-1	Single-Sided Surface Mount Assembly, Reflow Only (See Table 6-1 SURFACE MOUNT SINGLE-SIDED A REFLOW ONLY) ..... 40
Figure 7-2	Single-Sided Surface Mount Assembly, Immersion Only (See Table 6-1 SURFACE MOUNT SINGLE-SIDED B IMMERSION ONLY) ..... 40
Figure 7-3	Mixed Technology Assembly, Double-Sided, Reflow Only (See Table 6-1 SURFACE MOUNT DOUBLE-SIDED REFLOW ONLY) ..... 40
Figure 7-4	Mixed Technology Assembly, Double-Sided: Reflow and Immersion (See Table 6-1 THROUGH HOLE AND SURFACE MOUNT MIX REFLOW AND IMMERSION) ..... 40
Figure 7-5	Mixed Technology Assembly, Double-Sided Reflow and Manual ..... 41
Figure 7-6	Mixed Technology Assembly, Double-Sided, Immersion Only ..... 41
Figure 7-7	Panel Assembly Tooling Holes ..... 41
Figure 7-8	Panel Assembly Tooling Holes ..... 42
Figure 8-1	Component Orientation for Wave-Solder Applications ..... 45
Figure 8-2	Alignment of Similar Components ..... 45
Figure 8-3	Panel/Global Fiducials ..... 46
Figure 8-4	Local and Global Fiducials ..... 46
Figure 8-5	Fiducial Locations on a Printed Board ..... 46
Figure 8-6	Fiducial Clearance Requirements ..... 47
Figure 8-7	Surface Mounting Geometries ..... 47
Figure 8-8	Land Pattern-to-Via Relationship ..... 48
Figure 8-9	Examples of Via Positioning Concepts ..... 49
Figure 8-10	Conductor Description ..... 50
Figure 8-11	Routed Slots ..... 51
Figure 8-12	Typical Copper Glass Laminate Panel ..... 51
Figure 8-13	Conductor Clearance for V-Groove Scoring ..... 52
Figure 8-14	Breakaway (Routed Pattern) with Routed Slots ..... 52
Figure 9-1	Axial-Leaded Component ..... 53
Figure 9-2	Taped Axial-Leaded Components ..... 53
Figure 9-3	Polarized Axial Lead Component (Typical Polarity Markings) ..... 53
Figure 9-4	Rectangular Radial Lead Capacitors ..... 53
Figure 9-5	Disc Radial Lead Capacitors ..... 54
Figure 9-6	Cast Radial Lead Capacitor ..... 54
Figure 9-7	Radial-Leaded TO-3 Transistor Can ..... 54
Figure 9-8	Multiple-Lead Variable Resistor ..... 54
Figure 9-9	16-Lead Dip ..... 55
Figure 9-10	Single Inline Packages Component ..... 55
Figure 9-11	Flatpack Outline Drawing ..... 56
Figure 9-12	Typical Ribbon Leaded Discrete Device Outline Drawing (Flat Leads) ..... 56
Figure 9-13	Pin Grid Array ..... 57
Figure 9-14	I/O Density Versus Lead Count (All Dimensions in Inches) ..... 57
Figure 9-15	Connector with Press Fit Contacts ..... 57
Figure 9-16	Surface Mount Clip Carrier Socket ..... 58
Figure 9-17	Section Through Socket Solder Contact ..... 58
Figure 10-1	Typical TO-100 Can Layout ..... 59
Figure 10-2	Typical Mounting Pattern for 10-Lead Cans with Clinched Leads ..... 60
Figure 10-3	A Typical Dual-Inline Layout ..... 60
Figure 10-4	Staggered Hole Pattern Mounting (Flatpack Outline Drawing) ..... 60

Figure 11-1	Component Mounting Sequence .....	62	Figure 11-43	Transistor Mounting (with Spacer) .....	77
Figure 11-2	Thermal Shunt .....	63	Figure 11-44	Metal Power-Package Transistor Mounted on Resilient Standoffs .....	77
Figure 11-3	Termination Examples .....	64	Figure 11-45	Dual-Inline Package Gripping Tools .....	78
Figure 11-4	Clinched Lead .....	65	Figure 11-46	Transistor Assembly Tools .....	79
Figure 11-5	Clinch Patterns .....	66	Figure 11-47	Taping Specifications (only inches shown) ..	79
Figure 11-6	Offset Clinched Lead .....	66	Figure 11-48	DIP Clearances .....	80
Figure 11-7	Semiclinched Lead .....	66	Figure 11-49	DIP Layout in Rows and Columns .....	80
Figure 11-8	Bend Configuration .....	67	Figure 11-50	DIP Slide Magazines .....	80
Figure 11-9	Lead Diameter Versus Bend Radius .....	68	Figure 12-1	50-mil Center JEDEC Packages .....	81
Figure 11-10	Stress Relief Examples .....	68	Figure 12-2	Features Common to 0.050 inch Center Packages .....	82
Figure 11-11	Simple-Offset Preformed Lead .....	68	Figure 12-3	Criteria for Lead Attachment to Leadless Type A to Make a Leaded Type B .....	82
Figure 11-12	Dimple Preformed Leads .....	68	Figure 12-4	Double Row Plastic Chip Carrier .....	83
Figure 11-13	Compound Preformed Leads .....	69	Figure 12-5	Common Configurations of Rectangular Resistors .....	84
Figure 11-14	Combination Preformed Leads .....	69	Figure 12-6	Typical Rectangular Chip Capacitors .....	84
Figure 11-15	Stress Relief Leads .....	69	Figure 12-7	Cylindrical/Rectangular Terminations .....	85
Figure 11-16	TO Can Lead Forming .....	69	Figure 12-8	A Chip Inductor .....	85
Figure 11-17	Dimple Preformed Leads .....	69	Figure 12-9	Typical Surface Mount Inductor .....	85
Figure 11-18	Typical Mounting Pattern for 12-Lead Cans with Clinched Leads Mounting .....	70	Figure 12-10	Surface Mount Cermet Trimmer .....	85
Figure 11-19	Mechanically Secured Transistor .....	70	Figure 12-11	SO-16 Package Drawings Typical Dimension .....	86
Figure 11-20	Single-Inline Component .....	70	Figure 12-12	Typical SOT Packages (Refer to JEDEC Publication 95 for dimension data.) .....	87
Figure 11-21	Lead Configuration (After Assembly) .....	71	Figure 12-13	Basic Chip Resistor Construction .....	88
Figure 11-22	Resilient Spacer to Heat Sink Frame .....	71	Figure 12-14	Chip Capacitor Construction .....	88
Figure 11-23	Staggered Hole Pattern Mounting (Flatpack Outline Drawing) .....	71	Figure 12-15	Inductor Construction .....	89
Figure 11-24	Through-Hole Mounting (Flatpack Outline Drawing) .....	71	Figure 12-16	Tantalum Capacitor Construction .....	89
Figure 11-25	Through-Hole Board Mounting with Unclinched Leads .....	72	Figure 12-17a	Metal Electrode Face Component .....	90
Figure 11-26	Through-Hole Mounting with Clinched Leads and Circumscribing Land .....	72	Figure 12-17b	Break-Away Diagram of MELF Components Construction Figure .....	90
Figure 11-27	Through-Hole Mounting with Offset Land .....	72	Figure 12-18	SOT 23 Construction .....	90
Figure 11-28	Components Mounted Over Conductors .....	73	Figure 12-19	SOT 89 Construction .....	91
Figure 11-29	Uncoated Board Clearance .....	73	Figure 12-20	SOD 123 Construction .....	91
Figure 11-30	Component Alignment .....	74	Figure 12-21	SOT 143 Construction .....	91
Figure 11-31	Component Alignment .....	74	Figure 12-22	SOT 223 Construction .....	91
Figure 11-32	Component Misalignment .....	74	Figure 12-23	TO 252 Construction .....	92
Figure 11-33	Component Misalignment Clearance .....	74	Figure 12-24	SOIC Construction .....	92
Figure 11-34	Horizontal Mounting of Radial Leaded Component .....	75	Figure 12-25	SOPIC Construction .....	92
Figure 11-35	Horizontal Mounting of Radial Leaded Component with Heat Sink .....	75	Figure 12-26	PLCC (Square) .....	93
Figure 11-36	Horizontal TO Mounting .....	75	Figure 12-27	PLCC (Rectangular) Construction .....	93
Figure 11-37	Vertical Mounted Axial Lead Components .....	75	Figure 13-1	Chip Component and Lands .....	94
Figure 11-38	Vertical Mounted Radial-Lead Components .....	76	Figure 13-2	Chip Component and Lands .....	97
Figure 11-39	Vertical Mounted Components Coating Meniscus .....	76	Figure 13-3	Example of 68 I/O Land Pattern on Printed Board Structure .....	97
Figure 11-40	Radial Components Mounting (Unsupported Holes) .....	76	Figure 14-1	No Bridging .....	99
Figure 11-41	Straight-Through Lead, Unclinched Can .....	76	Figure 14-2	Lead Forming for Surface Mounting .....	99
Figure 11-42	Offset Lead Can Mounting .....	76	Figure 14-3	Criteria for Lead Attachment to Leadless Type A (Leaded Type B) .....	100

Figure 14-4	SO-16 Package Drawings Typical Dimension .....	101	Figure 18-22	Appropriate Thermal Model for Thermal Paste .....	125
Figure 14-5	Typical SOT Packages .....	101	Figure 18-23	Chip Underfill Example .....	125
Figure 14-6	Modifying DIP for Surface Mounting .....	101	Figure 18-24	Approximate Thermal Model for Chip Underfill .....	125
Figure 14-7	Gull-Wing Lead for SIP-Type Component .	102	Figure 18-25	Recommended DCA Grid Pitch (250 µm Grid, 150 µm Bumps) .....	126
Figure 14-8	Surface Mount Connector .....	102	Figure 22-1	Test Via Grid Concepts .....	131
Figure 14-9	D-Subminiature Surface Mount Connector .....	102	Figure 22-2	General Relationship Between Test Contact Size and Test Probe Misses .....	133
Figure 14-10	Surface Mount Receptacle .....	102	Figure 22-3	Test Probe Feature Distance from Component .....	133
Figure 14-11	Box-Contact Surface Mount Connector ....	103	Figure 23-1	Destructive Testing Coupons .....	137
Figure 14-12	Leadless Grid Array Socket .....	103	Figure 27-1	Documentation Set Flow Characteristics ...	141
Figure 14-13	Surface Mount Chip Carrier Socket .....	103			
Figure 14-14	High Speed Circuit Socket .....	104			
Figure 14-15	Screw Down Cover .....	104			
Figure 14-16	Pressure Mounted Socket .....	104			
Figure 14-17	Preferred Mounting Orientations .....	107			
Figure 15-1	Cross-Section of a Plastic Ball Grid Array (PBGA) Package .....	110	Table 1-1	Interconnection Acronyms and Definitions .....	5
Figure 15-2	Cross-Section of a Ceramic Ball Grid Array (CBGA) Package .....	111	Table 3-1	Typical Static Charge Sources .....	20
Figure 15-3	Cross-Section of a Ceramic Column Grid Array (CCGA) Package .....	111	Table 3-2	Typical Static Voltage Generation .....	20
Figure 15-4	Cross-Section of a Tape Ball Grid Array (TBGA) Package .....	111	Table 3-3	Maximum Allowable Resistance and Discharge Times for Static Safe Operations ...	21
Figure 15-5	BGA Connector .....	112	Table 5-1a	Packaging and Interconnecting Structure Comparison .....	28
Figure 18-1	Typical Meltable Solder Bump .....	116	Table 5-1b	Packaging and Interconnecting Structure Comparison .....	28
Figure 18-2	Partially Meltable Solder Bump .....	116	Table 5-1c	Packaging and Interconnecting Structure Comparison .....	29
Figure 18-3	Nonmeltable Bump .....	116	Table 5-1d	Packaging and Interconnecting Structure Comparison .....	29
Figure 18-4	Isotropic Adhesive Bump .....	116	Table 6-1	Through Hole and Surface Mount Assembly Process Flow Comparison .....	38
Figure 18-5	Flip Chip Connection .....	117	Table 8-1	Typical Conductor Width Tolerances .....	50
Figure 18-6	Mechanical and Electrical Connections ....	117	Table 8-2	Recommended Feature Location Accuracy ....	50
Figure 18-7	Joined Chip with Chip Underfill .....	117	Table 11-1	Lead Clinch Length .....	66
Figure 18-8	Interconnect Density (Peripheral Vs. Area Array) .....	118	Table 12-1	JEDEC Ceramic Sizes and Fine Pitch Terminal Count .....	83
Figure 18-9	Alpha Particle Emission Track and E/H Pairs .....	119	Table 12-2	General Application Considerations .....	88
Figure 18-10	Distortion of Depletion by Alpha Particles ..	119	Table 13-1	Tolerance Analysis Elements for Chip Devices .....	95
Figure 18-11	Standard Grid Structure .....	120	Table 13-2	Flat Ribbon L and Gull-wing Leads (Greater than 0.625 mm Pitch) .....	95
Figure 18-12	Bump Footprint Planning .....	120	Table 13-3	Round or Flattened (Coined) Leads .....	96
Figure 18-13	Alignment to Visual/Sensitive Chip Structures .....	121	Table 13-4	J-Leads .....	96
Figure 18-14	Design Shrink Footprint .....	121	Table 13-5	Rectangular or Square-End Components (Ceramic Capacitors and Resistors) .....	96
Figure 18-15	Signal and Power Distribution Position ....	122	Table 13-6	Rectangular or Square-End Components (Tantalum Capacitors) .....	96
Figure 18-16	Nested I/O Footprints .....	122	Table 13-7	Cylindrical End Cap Terminations .....	96
Figure 18-17	Printed Board Flip Chip or Grid Array Land Patterns .....	122	Table 13-8	Bottom Only Terminations .....	96
Figure 18-18	MSMT Land Drawing and Dimensions Patterns .....	122	Table 13-9	Leadless Chip Carrier With Castellated Terminations .....	96
Figure 18-19	Thermal/Electrical Analogy .....	123	Table 13-10	Butt Joints .....	96
Figure 18-20	Bump Interconnect Equivalent Model .....	124	Table 13-11	Inward Flat Ribbon L and Gull-Wing Leads ....	96
Figure 18-21	Thermal Paste Example .....	124			

## Tables

Table 1-1	Interconnection Acronyms and Definitions .....	5
Table 3-1	Typical Static Charge Sources .....	20
Table 3-2	Typical Static Voltage Generation .....	20
Table 3-3	Maximum Allowable Resistance and Discharge Times for Static Safe Operations ...	21
Table 5-1a	Packaging and Interconnecting Structure Comparison .....	28
Table 5-1b	Packaging and Interconnecting Structure Comparison .....	28
Table 5-1c	Packaging and Interconnecting Structure Comparison .....	29
Table 5-1d	Packaging and Interconnecting Structure Comparison .....	29
Table 6-1	Through Hole and Surface Mount Assembly Process Flow Comparison .....	38
Table 8-1	Typical Conductor Width Tolerances .....	50
Table 8-2	Recommended Feature Location Accuracy ....	50
Table 11-1	Lead Clinch Length .....	66
Table 12-1	JEDEC Ceramic Sizes and Fine Pitch Terminal Count .....	83
Table 12-2	General Application Considerations .....	88
Table 13-1	Tolerance Analysis Elements for Chip Devices .....	95
Table 13-2	Flat Ribbon L and Gull-wing Leads (Greater than 0.625 mm Pitch) .....	95
Table 13-3	Round or Flattened (Coined) Leads .....	96
Table 13-4	J-Leads .....	96
Table 13-5	Rectangular or Square-End Components (Ceramic Capacitors and Resistors) .....	96
Table 13-6	Rectangular or Square-End Components (Tantalum Capacitors) .....	96
Table 13-7	Cylindrical End Cap Terminations .....	96
Table 13-8	Bottom Only Terminations .....	96
Table 13-9	Leadless Chip Carrier With Castellated Terminations .....	96
Table 13-10	Butt Joints .....	96
Table 13-11	Inward Flat Ribbon L and Gull-Wing Leads ....	96

Table 13-12	Flat Lug Leads .....	96
Table 16-1	Ball Diameter Sizes .....	113
Table 16-2	Future Ball Size Diameters .....	113
Table 16-3	Land Size Approximation .....	113
Table 16-4	Future Land Size Approximations .....	114
Table 18-1	Alpha Particle Emissions of Semiconductor Materials .....	119
Table 18-2	Design Rules for Substrates for Chip Scale Technology .....	119
Table 18-3	Typical Thermal Resistance for Variable Bump Options (Triple Layer Chip) .....	124
Table 18-5	C4 Bump Diameter and Minimum Pitch Options .....	126
Table 23-1	Inspection Magnification .....	135
Table 26-1	Coating Thickness .....	139

# Guidelines for Printed Board Component Mounting

## 1 SCOPE

This document provides information for preparation of components for assembly to printed boards, contains a review of some pertinent design criteria, impacts and issues, techniques of general interest for assembly (both manual and machines) and discusses considerations of, and impacts upon, subsequent soldering, cleaning, and coating processes. The information herein consists of compiled data representing commercial and industrial applications.

This section discusses general recommended assembly guidelines. Later sections discuss information concerning specific packaging types.

Sections 2 through 5 provide guidelines for the specific component within each sectional document. The parts are described in detail and each section outlines specifics affecting the part class. The descriptions and classifications provided are those generally used in the industry with reference to military and commercial applications.

Due to the rapid progress and evolution in packaging and assembly technology today, this document may not cover all currently available components or assembly techniques such as lead free.

**1.1 Purpose** The purpose of this document is to illustrate and guide the user seeking answers to questions related to accepted, effective methods of mounting components to printed wiring boards.

## 1.2 Classification of Board Types and Assemblies

**1.2.1 Performance Classes** Three general end-product classes have been established to reflect progressive increases in sophistication, functional performance requirements and testing/inspection frequency. It should be recognized that there could be an overlap of equipment between classes. These performance classes are the same for both bare boards and assemblies. The printed board user has the responsibility to determine the class to which his product belongs. The contract shall specify the performance class required and indicate any exceptions to specific parameters, where appropriate.

### **Class 1 – General Electronic Products**

Includes consumer products, some computers and computer peripherals suitable for applications where cosmetic imperfections are not important and the major requirement is the function of the completed electronic assembly.

### **Class 2 – Dedicated Service Electronic Products**

Includes communications equipment, sophisticated business machines, and instruments where high performance and extended life is required and for which uninterrupted service is desired but not critical. Certain cosmetic imperfections are allowed.

### **Class 3 – High Performance Electronic Products**

Includes the equipment and products where continued performance or performance-on-demand is critical, such as in life support items or flight control systems. Equipment downtime cannot be tolerated and must function when required. Assemblies in this class are suitable for applications where high levels of assurance are required, service is essential, or the end-use environment may be uncommonly harsh.

**1.2.2 Producibility Levels** IPC standards usually provide three design complexity levels of features, tolerances, measurements, assembly, testing of completion or verification of the manufacturing process that reflect progressive increases in sophistication of tooling, materials or processing and, therefore, progressive increases in fabrication cost. These levels are:

- Level A – General Design Complexity - Preferred
- Level B – Moderate Design Complexity - Standard
- Level C – High Design Complexity - Reduced Producibility

The producibility levels are not to be interpreted as a design requirement, but a method of communicating the degree of difficulty of a feature between design and fabrication/assembly facilities. The use of one level for a specific feature does not mean that other features must be of the same level. Selection should always be based on the minimum need, while recognizing that the precision, performance, conductive pattern density, assembly and testing requirements determine the design producibility level. The numbers listed within the numerous tables are to be used as a guide in determining what the level of producibility is for any feature. The specific requirement for any feature that must be controlled on the end item should be specified on the master drawing of the printed board or the printed board assembly drawing.

These levels for assemblies are:

- Level A – Through-hole component mounting only.
- Level B – Surface mounted components only.
- Level C – Simplistic through-hole and surface mounting intermixed assembly.