



ASSOCIATION CONNECTING  
ELECTRONICS INDUSTRIES®

IPC-7351A

# Generic Requirements for Surface Mount Design and Land Pattern Standard

Developed by the Surface Mount Land Patterns Subcommittee (1-13)  
of the Printed Board Design Committee (1-10) of IPC

***Supersedes:***

IPC-7351 - February 2005  
IPC-SM-782A with  
Amendments 1 & 2 -  
December 1999

Users of this publication are encouraged to participate in the  
development of future revisions.

**Contact:**

IPC  
3000 Lakeside Drive, Suite 309S  
Bannockburn, Illinois  
60015-1249  
Tel 847 615.7100  
Fax 847 615.7105

# Table of Contents

<b>1</b>	<b>SCOPE</b>	1	3.5	Outer Layer Surface Finishes	32
1.1	Purpose	1	3.5.1	Solder Mask Finishes	32
1.2	Documentation Hierarchy	1	3.5.2	Solder Mask Clearances	32
1.2.1	Component and Land Pattern Family Structure	1	3.5.3	Land Pattern Surface Finishes	34
1.3	Performance Classification	2	<b>4</b>	<b>COMPONENT QUALITY VALIDATION</b>	36
1.3.1	Producibility Levels	2	4.1	Validation Techniques	36
1.4	Land Pattern Determination	2	<b>5</b>	<b>TESTABILITY</b>	37
1.5	Terms and Definitions	3	5.1	Board and Assembly Test	37
1.6	Revision Level Changes	5	5.1.1	Bare-Board Test	37
<b>2</b>	<b>APPLICABLE DOCUMENTS</b>	5	5.1.2	Assembled Board Test	37
2.1	IPC	5	5.2	Nodal Access	37
2.2	Electronic Industries Association	6	5.2.1	Test Philosophy	37
2.3	Joint Industry Standards (IPC)	6	5.2.2	Test Strategy for Bare Boards	38
2.4	International Electrotechnical Commission	6	5.3	Full Nodal Access for Assembled Board	38
2.5	Joint Electron Device Engineering Council (JEDEC)	6	5.3.1	In-Circuit Test Accommodation	39
<b>3</b>	<b>DESIGN REQUIREMENTS</b>	6	5.3.2	Multi-Probe Testing	39
3.1	Dimensioning Systems	6	5.4	Limited Nodal Access	39
3.1.1	Component Tolerancing	6	5.5	No Nodal Access	39
3.1.2	Land Tolerancing	9	5.6	Clam-Shell Fixtures Impact	39
3.1.3	Fabrication Allowances	10	5.7	Printed Board Test Characteristics	39
3.1.4	Assembly Tolerancing	10	5.7.1	Test Land Pattern Spacing	39
3.2	Design Producibility	20	5.7.2	Test Land Size and Shape	39
3.2.1	SMT Land Pattern	20	5.7.3	Design for Test Parameters	39
3.2.2	Standard Component Selection	20	<b>6</b>	<b>PRINTED BOARD STRUCTURE TYPES</b>	41
3.2.3	Circuit Substrate Development	20	6.1	General Considerations	41
3.2.4	Assembly Considerations	20	6.1.1	Categories	41
3.2.5	Provision for Automated Test	20	6.1.2	Thermal Expansion Mismatch	41
3.2.6	Documentation for SMT	20	6.2	Organic-Base Material	41
3.3	Environmental Constraints	20	6.3	Nonorganic Base Materials	41
3.3.1	Moisture Sensitive Components	20	6.4	Alternative Printed Board Structures	41
3.3.2	End-Use Environment Considerations	20	6.4.1	Supporting-Plane Printed Board Structures	41
3.4	Design Rules	22	6.4.2	High-Density Printed Board Technology	41
3.4.1	Component Spacing	22	6.4.3	Constraining Core Structures	41
3.4.2	Single-and Double-Sided Board Assembly	22	6.4.4	Porcelainized Metal (Metal Core) Structures	41
3.4.3	Component Stand-Off Height for Cleaning	24	<b>7</b>	<b>ASSEMBLY CONSIDERATION FOR SURFACE MOUNT TECHNOLOGY (SMT)</b>	44
3.4.4	Fiducial Marks	24	7.1	SMT Assembly Process Sequence	44
3.4.5	Conductors	26	7.2	Substrate Preparation	44
3.4.6	Via Guidelines	26	7.2.1	Adhesive Application	44
3.4.7	Standard Printed Board Fabrication Allowances	29	7.2.2	Conductive Adhesive	44
3.4.8	Panelization	31	7.2.3	Solder Paste Application	45
			7.2.4	Solder Preforms	45

7.3	Component Placement .....	45	8.5.4	Resistance to Soldering Process Temperature .....	52
7.3.1	Component Data Transfer .....	46	8.6	SOT23 .....	52
7.4	Soldering Processes .....	46	8.6.1	Basic Construction .....	52
7.4.1	Wave Soldering .....	46	8.6.2	Marking .....	52
7.4.2	Vapor Phase (VP) Soldering .....	47	8.6.3	Carrier Package Format .....	52
7.4.3	IR Reflow Soldering .....	47	8.6.4	Resistance to Soldering Process Temperatures .....	52
7.4.4	Hot Air/Gas Convection Soldering .....	47	8.7	SOT89 .....	53
7.4.5	Laser Reflow Soldering .....	47	8.7.1	Basic Construction .....	53
7.4.6	Conduction Reflow Soldering .....	47	8.7.2	Marking .....	53
7.5	Cleaning .....	47	8.7.3	Carrier Package Format .....	53
7.6	Repair/Rework .....	48	8.7.4	Resistance to Soldering Process Temperatures .....	53
7.6.1	Heatsink Effects .....	48	8.8	SOD123 .....	53
7.6.2	Dependence on Printed Board Material Type .....	48	8.8.1	Basic Construction .....	53
7.6.3	Dependence on Copper Land and Conductor Layout .....	48	8.8.2	Marking .....	53
<b>8</b>	<b>IPC-7352 DISCRETE COMPONENTS</b> .....	<b>49</b>	8.8.3	Carrier Package Format .....	53
8.1	Chip Resistors (RESC) .....	49	8.8.4	Resistance to Soldering Process Temperatures .....	53
8.1.1	Basic Construction .....	49	8.9	SOT143 .....	53
8.1.2	Marking .....	49	8.9.1	Basic Construction .....	54
8.1.3	Carrier Package .....	49	8.9.2	Marking .....	54
8.1.4	Resistance to Soldering Process Temperatures .....	49	8.9.3	Carrier Package Format .....	54
8.2	Chip Capacitors (CAPC) .....	50	8.9.4	Resistance to Soldering Process Temperatures .....	54
8.2.1	Basic Construction .....	50	8.10	SOT223 .....	54
8.2.2	Marking .....	50	8.10.1	Basic Construction .....	54
8.2.3	Carrier Package .....	50	8.10.2	Marking .....	54
8.2.4	Resistance to Soldering Process Temperatures .....	50	8.10.3	Carrier Package Format .....	54
8.3	Inductors (INDC, INDM, INDP) .....	51	8.10.4	Resistance to Soldering Process Temperatures .....	54
8.3.1	Basic Construction .....	51	8.11	TO252 (DPAK Type) .....	54
8.3.2	Marking .....	51	8.11.1	Basic Construction .....	54
8.3.3	Carrier Package Format .....	51	8.11.2	Marking .....	54
8.3.4	Resistance to Soldering Process Temperatures .....	51	8.11.3	Carrier Package Format .....	54
8.4	Tantalum Capacitors (CAPT) .....	51	8.11.4	Resistance to Soldering Process Temperatures .....	54
8.4.1	Basic Construction .....	51	<b>9</b>	<b>IPC-7353 GULLWING LEADED COMPONENTS, TWO SIDES</b> .....	<b>55</b>
8.4.2	Marking .....	51	9.1	SOIC .....	55
8.4.3	Carrier Package Format .....	52	9.1.1	Basic Construction .....	55
8.4.4	Resistance to Soldering Process Temperatures .....	52	9.1.2	Marking .....	55
8.5	Metal Electrode Face Diodes (DIOMELF, RESMELF) .....	52	9.1.3	Carrier Package Format .....	55
8.5.1	Basic Construction .....	52	9.1.4	Resistance to Soldering Process Temperatures .....	56
8.5.2	Marking .....	52	9.2	SOP8/SOP63 (SSOIC) .....	56
8.5.3	Carrier Package Format .....	52	9.2.1	Basic Construction .....	56

9.2.2	Marking .....	56	13.3	Carrier Package Format .....	65
9.2.3	Carrier Package Format .....	56	13.4	Resistance to Soldering Process Temperatures .....	65
9.2.4	Resistance to Soldering Process Temperatures .....	56	<b>14</b>	<b>IPC-7358 AREA ARRAY COMPONENTS (BGA, FBGA, CGA, LGA, Chip Array) .....</b>	<b>66</b>
9.3	SOP127 (SOP-IPC-782) .....	56	14.1	Area Array Configurations .....	66
9.3.1	Marking .....	57	14.1.1	BGA Packages .....	66
9.3.2	Carrier Package Format .....	57	14.1.2	Fine Pitch BGA Package (FBGA) .....	67
9.3.3	Resistance to Soldering Process Temperatures .....	57	14.1.3	Ceramic Column Grid Arrays (CGA) .....	68
9.4	TSSOPS .....	57	14.1.4	Plastic Land Grid Arrays (LGA) .....	68
9.4.1	Marking .....	57	14.2	General Configuration Issues .....	68
9.4.2	Carrier Packages Format .....	57	14.2.1	Device Outlines .....	68
9.4.3	Resistance to Soldering Process Temperatures .....	57	14.2.2	Contact Matrix Options .....	68
9.5	CFP127 .....	57	14.2.3	Selective Depopulation .....	69
9.5.1	Marking .....	58	14.2.4	Attachment Site Planning .....	69
9.5.2	Carrier Packages Format .....	58	14.2.5	Defining Contact Assignment .....	70
9.5.3	Resistance to Soldering Process Temperatures .....	58	14.3	Handling and Shipping .....	70
<b>10</b>	<b>IPC-7354 J-LEADED COMPONENTS, TWO SIDES .....</b>	<b>58</b>	14.4	Land Pattern Analysis .....	70
10.1	Basic Construction .....	58	14.4.1	Land Approximation .....	71
10.2	Marking .....	58	14.4.2	Total Variation .....	72
10.3	Carrier Package Format .....	58	14.4.3	Land Pattern Calculator .....	72
10.4	Process Considerations .....	59	14.5	Chip Array Component Lead Packages .....	72
<b>11</b>	<b>IPC-7355 GULL-WING LEADED COMPONENTS, FOUR SIDES .....</b>	<b>60</b>	14.5.1	Concave Chip Array Packages .....	72
11.1	BQFP (PQFP) .....	61	14.5.2	Convex Chip Array Packages .....	72
11.1.1	Carrier Package Format .....	61	14.5.3	Flat Chip Array Packages .....	73
11.2	SQFP/QFP .....	61	<b>15</b>	<b>IPC-7359 NO LEAD COMPONENTS (QFN, PQFN, SON, PSON, LCC) .....</b>	<b>74</b>
11.2.1	Carrier Package Format .....	61	15.1	LCC .....	74
11.3	QFPR .....	61	15.1.1	Marking .....	74
11.3.1	Carrier Package Format .....	61	15.1.2	Carrier Package Format .....	74
11.4	CQFP .....	61	15.1.3	Process Considerations .....	74
11.4.1	Carrier Package Format .....	62	15.2	Quad Flat No-Lead (QFN) .....	74
<b>12</b>	<b>IPC-7356 J LEADED COMPONENTS, FOUR SIDES .....</b>	<b>62</b>	15.2.1	Marking .....	76
12.1	PLCC .....	63	15.2.2	Carrier Package Format .....	76
12.1.1	Premolded Plastic Chip Carriers .....	63	15.2.3	Process Considerations .....	76
12.1.2	Postmolded Plastic Chip Carriers .....	63	15.2.4	Solder Mask Considerations .....	76
12.2	PLCCR .....	64	15.3	Small Outline No-Lead (SON) .....	76
12.2.1	Premolded Plastic Chip Carriers .....	64	15.3.1	Marking .....	76
12.2.2	Postmolded Plastic Chip Carriers .....	64	15.3.2	Carrier Package Format .....	77
<b>13</b>	<b>IPC-7357 POST (DIP) LEADS, TWO SIDES .....</b>	<b>64</b>	15.3.3	Process Considerations .....	77
13.1	Termination Materials .....	64	15.3.4	Solder Mask Considerations .....	77
13.2	Marking .....	65	15.4	Small Outline and Quad Flat No Lead with Pullback Leads (PQFN, PSON) .....	77
			<b>16</b>	<b>ZERO COMPONENT ORIENTATIONS .....</b>	<b>77</b>

<b>APPENDIX A</b>	<b>(Informative) Test Patterns - Process Evaluations</b>	83	Figure 8-6	Metal Electrode Face Component Construction	52
<b>APPENDIX B</b>	<b>(Informative) Abbreviations and Definitions</b>	85	Figure 8-7	Break-Away Diagram of MELF Components	52
<b>APPENDIX C</b>	<b>IPC-7351 Land Pattern Viewer</b>	86	Figure 8-8	SOT23 Construction	53
	<b>Figures</b>		Figure 8-9	SOT89 Construction	53
Figure 3-1	Profile Tolerancing Method	7	Figure 8-10	SOD123 Construction	53
Figure 3-2	Example of 3216 (1206) Capacitor Dimensioning for Optimum Solder Fillet Condition	8	Figure 8-11	SOT143 Construction	54
Figure 3-3	Profile Dimensioning of Gull-Wing Leaded SOIC	9	Figure 8-12	SOT223 Construction	54
Figure 3-4	Pitch for Multiple Leaded Components	11	Figure 8-13	TO252 (DPAK Type) Construction	54
Figure 3-5	Courtyard Boundary Area Condition	17	Figure 9-1	SOIC Construction	55
Figure 3-6	Component Orientation for Wave-Solder Applications	23	Figure 9-2	SOP8/SOP63 Construction	56
Figure 3-7	Alignment of Similar Components	23	Figure 9-3	SOP127 Construction	57
Figure 3-8	Panel/Local Fiducials	24	Figure 9-4	TSSOP Construction	57
Figure 3-9	Local Fiducials	25	Figure 9-5	CFP127 Construction	57
Figure 3-10	Fiducial Locations on a Printed Board	25	Figure 10-1	SOJ Construction	58
Figure 3-11	Fiducial Size and Clearance Requirements	26	Figure 11-1	BQFP Construction	61
Figure 3-12	Use of Vias in High Component Density Printed Circuit Boards	27	Figure 11-2	SQFP and QFP Construction	61
Figure 3-13	Conductor Routing Capability Test Pattern	27	Figure 11-3	QFPR Construction	61
Figure 3-14	Land Pattern to Via Relationship	28	Figure 11-4	CQFP Construction	62
Figure 3-15	Examples of Via Positioning Concepts	28	Figure 12-1	PLCC Construction	63
Figure 3-16	Vias Under Components	29	Figure 12-2	PLCCR Construction	64
Figure 3-17	Filled and Capped Via Structure	29	Figure 13-1	DIP Construction	64
Figure 3-18	Via-in-Pad Process Description	29	Figure 14-1	Ball Grid Array (BGA) IC Package Example	66
Figure 3-19	Conductor Description	30	Figure 14-2	Example of Plastic BGA Package Configurations	66
Figure 3-20	Examples of Modified Landscapes	31	Figure 14-3	Ceramic Column Grid Array (CGA) Package (Cross-Sectional View)	68
Figure 3-21	Typical Copper Glass Laminate Panel	32	Figure 14-4	Plastic Land Grid Array (LGA) Package Construction	68
Figure 3-22	Conductor Clearance for V-Groove Scoring	33	Figure 14-5	Bottom View of BGA Devices	69
Figure 3-23	Breakaway (Routed Pattern) with Routed Slots	33	Figure 14-6	One Package Size, Two Full Matrices	69
Figure 3-24	Gang Solder Mask Window	34	Figure 14-7	Perimeter and Thermally Enhanced Matrices	70
Figure 3-25	Pocket Solder Mask Window	34	Figure 14-8	Staggered Matrix	70
Figure 4-1	Component Operating Temperature Limits	36	Figure 14-9	Selective Depopulation	70
Figure 5-1	Test Via Grid Concepts	38	Figure 14-10	Device Orientation and Contact A1 Position	71
Figure 5-2	General Relationship Between Test Contact Size and Test Probe Misses	40	Figure 14-11	Side Concave Chip Component	72
Figure 5-3	Test Probe Feature Distance from Component	40	Figure 14-12	Corner Concave Chip Component	73
Figure 7-1	Typical Process Flow for One-Sided SMT	44	Figure 14-13	Convex Chip Component "E Version"	73
Figure 7-2	Assembly Process Flow for Two-Sided Surface Mount with PIH	45	Figure 14-14	Convex Chip Component "S Version"	73
Figure 8-1	Packaging of Discrete Components	49	Figure 14-15	Flat Chip Component	73
Figure 8-2	Chip Resistor Construction	50	Figure 15-1	LCC Component	74
Figure 8-3	Chip Capacitor Construction	51	Figure 15-2	Quad Flat No-Lead (QFN) Construction	75
Figure 8-4	Inductor Construction	51	Figure 15-3	Quad Flat No-Lead (QFN) Construction (Cross-Sectional View)	76
Figure 8-5	Tantalum Capacitor Construction	52	Figure 15-4	Small Outline No-Lead (SON) Construction	76

Figure 15-5 Pullback Quad Flat No Lead (PQFN) and Small Outline No Lead (PSON) Construction ..... 77

Figure 16-1 Zero Component Rotations for Common Package Outlines ..... 78

Figure A-1 General Description of Process Validation Contact Pattern and Interconnect ..... 83

Figure A-2 Photoimage of IPC-A-49 Test Board for Primary Side ..... 84

**Tables**

Table 3-1 Tolerance Analysis Elements for Chip Devices ..... 12

Table 3-2 Flat Ribbon L and Gull-Wing Leads (greater than 0.625 mm pitch) (unit: mm) ..... 12

Table 3-3 Flat Ribbon L and Gull-Wing Leads (less than or equal to 0.625 mm pitch) (unit: mm) .... 13

Table 3-4 J Leads (unit: mm) ..... 13

Table 3-5 Rectangular or Square-End Components (Capacitors and Resistors) Equal to or Larger than 1608 (0603) (unit: mm) ..... 13

Table 3-6 Rectangular or Square-End Components (Capacitors and Resistors) Smaller than 1608 (0603) (unit: mm) ..... 14

Table 3-7 Cylindrical End Cap Terminations (MELF) (unit: mm) ..... 14

Table 3-8 Bottom Only Terminations (unit: mm) ..... 14

Table 3-9 Leadless Chip Carrier with Castellated Terminations (unit: mm) ..... 14

Table 3-10 Concave Chip Array Component Lead Package (unit: mm) ..... 14

Table 3-11 Convex Chip Array Component Lead Package (unit: mm) ..... 14

Table 3-12 Flat Chip Array Component Lead Package (unit: mm) ..... 15

Table 3-13 Butt Joints (unit: mm) ..... 15

Table 3-14 Inward Flat Ribbon L-Leads (Molded Inductors, Diodes & Polarized Capacitors) (unit: mm) ..... 15

Table 3-15 Flat Lug Leads (unit: mm) ..... 15

Table 3-16 Quad Flat No-Lead (unit: mm) ..... 15

Table 3-17 Small Outline No-Lead (unit: mm) ..... 15

Table 3-18 Ball Grid Array Components (unit: mm) ..... 16

Table 3-19 Small Outline and Quad Flat No-Lead with Pullback Leads (unit: mm) ..... 16

Table 3-20 Corner Concave Component Oscillator Lead Package (unit: mm) ..... 16

Table 3-21 IPC-7351 Land Pattern Naming Convention .... 18

Table 3-22 Product Categories and Worst-Case Use Environments for Surface Mounted Electronics (For Reference Only) ..... 21

Table 3-23 Conductor Width Tolerances, 0.046 mm [0.00181 in] Copper, mm [in] ..... 30

Table 3-24 Feature Location Accuracy (units: mm [in]) ..... 30

Table 3-25 Key Attributes for Various Board Surface Finishes ..... 35

Table 6-1 Printed Board Structure Comparison ..... 42

Table 6-2 PCB Structure Selection Considerations ..... 43

Table 6-3 PCB Structure Material Properties ..... 43

Table 8-1 Solderability Tests for Discrete Components .... 49

Table 8-2 Solderability, Bath Method: Test Severities (duration and temperature) ..... 50

Table 8-3 Package Peak Reflow Temperatures ..... 50

Table 9-1 Solderability Tests for Gullwing Leaded Components, Two Sides ..... 55

Table 9-2 Solderability, Bath Method: Test Severities (duration and temperature) ..... 56

Table 9-3 Package Peak Reflow Temperatures ..... 56

Table 10-1 Solderability Tests for J-Leaded Components, Two Sides ..... 58

Table 10-2 Solderability, Bath Method: Test Severities (duration and temperature) ..... 59

Table 10-3 Package Peak Reflow Temperatures ..... 59

Table 11-1 Solderability Tests for Gullwing Components, Four Sides ..... 60

Table 11-2 Solderability, Bath Method: Test Severities (duration and temperature) ..... 60

Table 11-3 Package Peak Reflow Temperatures ..... 61

Table 12-1 Solderability Tests for J-Leaded Components, Four Sides ..... 62

Table 12-2 Solderability, Bath Method: Test Severities (duration and temperature) ..... 63

Table 12-3 Package Peak Reflow Temperatures ..... 63

Table 13-1 Solderability Tests for Post (DIP) Leads, Two Sides ..... 65

Table 13-2 Solderability, Bath Method: Test Severities (duration and temperature) ..... 65

Table 13-3 Package Peak Reflow Temperatures ..... 65

Table 14-1 Solderability Tests for Discrete Components .... 67

Table 14-2 Package Peak Reflow Temperatures ..... 67

Table 14-3 JEDEC Standard JEP95 Allowable Ball Diameter Variations for FBGA (mm) ..... 67

Table 14-4 Ball Diameter Sizes (mm) ..... 71

Table 14-5 Land Approximation (mm) for Collapsible Solder Balls ..... 71

Table 14-6 Land Approximation (mm) for Noncollapsible Solder Balls ..... 71

Table 14-7 BGA Variation Attributes (mm) ..... 72

Table 14-8 Land-to-Ball Calculations for Current and Future BGA Packages (mm) ..... 72

Table 15-1 Solderability Tests for No Lead Components ... 74

Table 15-2 Solderability, Bath Method: Test Severities (duration and temperature) ..... 75

Table 15-3 Package Peak Reflow Temperatures ..... 75

# Generic Requirements for Surface Mount Design and Land Pattern Standard

## 1 SCOPE

This document provides information on land pattern geometries used for the surface attachment of electronic components. The intent of the information presented herein is to provide the appropriate size, shape and tolerance of surface mount land patterns to insure sufficient area for the appropriate solder fillet to meet the requirements of IPC J-STD-001, and also to allow for inspection, testing, and rework of those solder joints.

**1.1 Purpose** Although, in many instances, the land pattern geometries can be different based on the type of soldering used to attach the electronic part, wherever possible, land patterns are defined with consideration to the attachment process being used. Designers can use the information contained herein to establish standard configurations not only for manual designs but also for computer-aided design systems. Whether parts are mounted on one or both sides of the board, subjected to wave, reflow, or other type of soldering, the land pattern and part dimensions should be optimized to insure proper solder joint and inspection criteria.

Land patterns are dimensionally defined and are a part of the printed board circuitry geometry, as they are subject to the producibility levels and tolerances associated with plating, etching, assembly or other conditions. The producibility aspects also pertain to the use of solder mask and the registration required between the solder mask and the conductor patterns.

**Note 1:** The dimensions used for component descriptions have been extracted from standards developed by industrial and/or standards bodies. Designers should refer to these standards for additional or specific component package dimensions.

**Note 2:** For a comprehensive description of the given printed board and for achieving the best possible solder joints to the devices assembled, the whole set of design elements includes, beside the land pattern definition:

- Soldermask
- Solder paste stencil
- Clearance between adjacent components
- Clearance between bottom of component and printed board surface, if relevant
- Keepout areas, if relevant
- Suitable rules for adhesive applications

The whole of design elements is commonly defined as “mounting conditions.” This standard defines land patterns

and includes recommendations for clearances between adjacent components and for other design elements.

**Note 3:** Elements of the mounting conditions, particularly the courtyard, given in this standard are related to the reflow soldering process. Adjustments for wave or other soldering processes, if applicable, have to be carried out by the user. This may also be relevant when solder alloys other than eutectic tin lead solders are used.

**Note 4:** This standard assumes that the land pattern follows the principle that, even under worst case conditions, the overlap of the component termination and the corresponding soldering land will be complete.

**Note 5:** Heat dissipation aspects have not been taken into account in this standard. Greater mass may require slower process speed to allow heat transfer.

**Note 6:** Heavier components (greater weight per land) require larger lands; thus, adding additional land pattern surface will increase surface area of molten solder to enhance capabilities of extra weight. In some cases the lands shown in the standard may not be large enough; in these cases, considering additional measures may be necessary.

**1.2 Documentation Hierarchy** This standard identifies the generic physical design principles involved in the creation of land patterns for surface mount components, and is supplemented by a shareware IPC-7351 Land Pattern viewer that provides, through the use of a graphical user interface, the individual component dimensions and corresponding land pattern recommendations based upon families of components. The IPC-7351 Land Pattern Viewer is provided on CD-ROM as part of this standard. Updates to land pattern dimensions, including patterns for new component families, can be found on the IPC website ([www.ipc.org](http://www.ipc.org)) under “PCB Tools and Calculators.” See Appendix C for more information on the IPC-7351 Land Pattern Viewer.

### 1.2.1 Component and Land Pattern Family Structure

The IPC-7351 provides the following number designation within this standard for each major family of surface mount components to indicate similarities in solder joint engineering goals:

**IPC-7352** – Discrete Components (CAP, RES, IND, DIO, LED)

**IPC-7353** – Gullwing Leaded Components, Two Sides (SOP, SOIC, SOD, SOT, TO)