IPC-2515A

Sectional Requirements for Implementation of Bare Board Product Electrical Testing Data Description [BDTST]

“The data model of this standard shall be in effect until 2001-12.” At that time, the committee will consider changes, revision, other actions.
The Principles of Standardization

In May 1995 the IPC’s Technical Activities Executive Committee adopted Principles of Standardization as a guiding principle of IPC’s standardization efforts.

Standards Should:
• Show relationship to Design for Manufacturability (DFM) and Design for the Environment (DFE)
• Minimize time to market
• Contain simple (simplified) language
• Just include spec information
• Focus on end product performance
• Include a feedback system on use and problems for future improvement

Standards Should Not:
• Inhibit innovation
• Increase time-to-market
• Keep people out
• Increase cycle time
• Tell you how to make something
• Contain anything that cannot be defended with data

Notice

IPC Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of IPC from manufacturing or selling products not conforming to such Standards and Publication, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than IPC members, whether the standard is to be used either domestically or internationally.

Recommended Standards and Publications are adopted by IPC without regard to whether their adoption may involve patents on articles, materials, or processes. By such action, IPC does not assume any liability to any patent owner, nor do they assume any obligation whatever to parties adopting the Recommended Standard or Publication. Users are also wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

IPC Position Statement on Specification Revision Change

It is the position of IPC’s Technical Activities Executive Committee (TAEC) that the use and implementation of IPC publications is voluntary and is part of a relationship entered into by customer and supplier. When an IPC standard/guideline is updated and a new revision is published, it is the opinion of the TAEC that the use of the new revision as part of an existing relationship is not automatic unless required by the contract. The TAEC recommends the use of the latest revision.

Adopted October 6, 1998

Why is there a charge for this standard?

Your purchase of this document contributes to the ongoing development of new and updated industry standards. Standards allow manufacturers, customers, and suppliers to understand one another better. Standards allow manufacturers greater efficiencies when they can set up their processes to meet industry standards, allowing them to offer their customers lower costs.

IPC spends hundreds of thousands of dollars annually to support IPC’s volunteers in the standards development process. There are many rounds of drafts sent out for review and the committees spend hundreds of hours in review and development. IPC’s staff attends and participates in committee activities, typesets and circulates document drafts, and follows all necessary procedures to qualify for ANSI approval.

IPC’s membership dues have been kept low in order to allow as many companies as possible to participate. Therefore, the standards revenue is necessary to complement dues revenue. The price schedule offers a 50% discount to IPC members. If your company buys IPC standards, why not take advantage of this and the many other benefits of IPC membership as well? For more information on membership in IPC, please visit www.ipc.org or call 847/790-5372. For more information on GenCAM, please visit www.gencam.org or call 847/790-5342.

Thank you for your continued support.
GenCAM [BDTST]

Sectional Requirements for Implementation of Bare Board Product Electrical Testing Data Description

A standard developed by the Computerized Data Format Standardization Subcommittee (2-11) of the Data Generation and Transfer Committee (2-10) of the Institute for Interconnecting and Packaging Electronic Circuits.

The GenCAM format is intended to provide CAD-to-CAM, or CAM-to-CAM data transfer rules and parameters related to manufacturing printed boards and printed board assemblies. The requirements of IPC-2511 are a mandatory part of this sectional standard.

This standard is part of the GenCAM 1.5 release.

“The data model of this standard shall be in effect until 2001-12.” At that time, the committee will consider changes, revision, other actions.

Users of this standard are encouraged to participate in the development of future revisions.

Contact:

IPC
2215 Sanders Road
Northbrook, Illinois
60062-6135
Tel 847 509.9700
Fax 847 509.9798
Acknowledgment

Any Standard involving a complex technology draws material from a vast number of sources. While the principal members of the IPC Data Generation and Transfer Committee of the IPC Data Transfer Solution DTS Subcommittee are shown below, it is not possible to include all of those who assisted in the evolution of this standard. To each of them, the members of the IPC extend their gratitude.

<table>
<thead>
<tr>
<th>Data Generation and Transfer Committee</th>
<th>Data Transfer Solution DTS Subcommittee</th>
<th>Technical Liaisons of the IPC Board of Directors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Chairman</td>
<td>Chairman</td>
<td>Stan Plzak, Pensar Corp.</td>
</tr>
<tr>
<td>Harry Parkinson</td>
<td>Harry Parkinson</td>
<td>Peter Bigelow, Beaver Brook Circuits Inc.</td>
</tr>
<tr>
<td>Digital Equipment</td>
<td>Digital Equipment</td>
<td></td>
</tr>
</tbody>
</table>

**Special Note of Thanks**

*Key Individuals* — An executive group of personnel from different computer disciplines helped to make this document possible. To them and their dedication, the IPC extends appreciation and gratitude. These individuals are:

- Yueh Chang, Northern Telecom
- Anthony Cosentino, Lockheed Martin
- Dino Ditta, Router Solutions
- Allan Fraser, GenRad
- Barbara Goldstein, NIST
- Doug Helbling, Intel
- Michael McCaleb, NIST
- Michael McLay, NIST
- John Minchella, Celestica
- Robert Neal, Agilent
- Richard Nedbal, Advanced CAM
- Harry Parkinson, Digital Equipment
- Michael Purcell, Infinite Graphics
- Stan Radzio, OrCAD
- Taka Shioya, Solectron
- Craig Carlson Stevermer, Infinite Graphics
- Eric Swenson, Mitron Corporation
- Sasha Wait, Myrus Design
- William Williams IV, GenRad

Dieter Bergman, IPC
Jerry Brown, eSeeData
# TABLE OF CONTENTS

1 SCOPE ......................................................................................................................................................... 1

1.1 INTERPRETATION ....................................................................................................................................... 1
1.2 BARE BOARD PRODUCT TESTING FOCUS ............................................................................................. 1

2 APPLICABLE DOCUMENTS .................................................................................................................... 1

3 REQUIREMENTS ........................................................................................................................................ 2

3.1 CATEGORIES AND CONTENT .................................................................................................................... 2
  3.1.1 Bare Board Test .................................................................................................................................. 3
  3.1.2 Fundamental Assumptions ............................................................................................................... 3
  3.1.3 Assembly Identification Requirements ............................................................................................. 3
  3.1.4 Physical Descriptions ....................................................................................................................... 3

4 GENERAL RULES ....................................................................................................................................... 4

5 MODELING .................................................................................................................................................. 5

5.1 INFORMATION MODELS .......................................................................................................................... 6

6 REPORT GENERATORS ............................................................................................................................. 11

7 REFERENCE INFORMATION ....................................................................................................................... 13

  7.1 IPC (1) .................................................................................................................................................... 13
  7.2 AMERICAN NATIONAL STANDARDS INSTITUTE (2) ....................................................................... 13
  7.3 DEPARTMENT OF DEFENSE (3) ......................................................................................................... 13
  7.4 ELECTRONIC INDUSTRIES ASSOCIATION (4) ................................................................................ 13
  7.5 INTERNATIONAL ORGANIZATION FOR STANDARDS (ISO) .......................................................... 13
Sectional Requirements for Implementation of Bare-Board Product Testing Data Description (BDTST)

1 SCOPE

This standard specifies data formats used to describe printed board assembly in-circuit testing methodologies. These formats may be used for transmitting information between printed circuit board designers and printed board manufacturers. The formats are also useful when the manufacturing cycle includes computer-aided processes and numerical control machines.

The information can be used for both manual and for digital interpretation. The data may be defined in either English or SI units.

1.1 Interpretation

"Shall", the emphatic form of the verb, is used through this standard whenever a requirement is intended to express a provision that is mandatory. Deviation from a shall requirement is not permitted, the compliance test modules (CTMs) developed to check syntax, semantics and completeness, will prompt the user to correct the ambiguity, or to insert missing information.

1.2 Bare Board Product Testing Focus

The GenCAM format requirements are provided in a series of standards focused on printed board manufacturing, assembly, inspection, and testing. This standard, IPC-2515, provides information on bare board product testing requirements and documentation methodology. The generic standard, IPC-2511, contains general requirements and is a mandatory part of the requirements of this standard, and provides general information necessary to completely understand the GenCAM structure.

2 APPLICABLE DOCUMENTS

The following documents contain provisions which, through references in the text, constitutes provisions of IPC-2515. At the time of publication, the additions indicated were valid. All documents are subject to revision and parties to agreements based on this generic standard are encouraged to investigate the possibility of applying the most recent additions of the documents indicated below.

<table>
<thead>
<tr>
<th>Document</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>IPC-T-50</td>
<td>Terms and Definitions for Interconnecting and Packaging Electronic Circuits</td>
</tr>
<tr>
<td>IPC-2511</td>
<td>Generic Requirements for Implementation of Product Manufacturing Description Data and Transfer</td>
</tr>
<tr>
<td>IPC-2512</td>
<td>Sectional Requirements for Implementation of Administrative Methods for Manufacturing Data Description</td>
</tr>
<tr>
<td>IPC-2513</td>
<td>Sectional Requirements for Implementation of Drawing Methods for Manufacturing Data Description</td>
</tr>
<tr>
<td>IPC-2514</td>
<td>Sectional Requirements for Implementation of Printed Board Fabrication Data Description</td>
</tr>
<tr>
<td>IPC-2516</td>
<td>Sectional Requirements for Implementation of Assembled Board Product Manufacturing Data Description</td>
</tr>
<tr>
<td>IPC-2517</td>
<td>Sectional Requirements for Implementation of Assembled In-Circuit Testing Data Description</td>
</tr>
</tbody>
</table>
3 REQUIREMENTS

The requirements of IPC-2511 are a mandatory part of the standard. The IPC-2511 document describes the generic requirements of the GenCAM format. The format specifies details specifically for information interchange of data related to printed board manufacturing, assembly and test.

GenCAM is comprised of twenty sections as described in the generic GenCAM standard, IPC-2511. The sections are shown in Tables 3-1 and 3-2 of the IPC-2511.

Each section has a specific function or task respectively and is independent of each other. Accordingly, the information interchange for a specific purpose is possible only if the sections required for such a purpose have been prepared.

3.1 Categories and Content

Table 3-1 (below) provides the section names that are appropriate for the printed board assembly testing process. The letter "M" signifies a mandatory requirement. The letter "O" signifies an optional characteristic that may or may not be pertinent to the particular file. A dash signifies an extraneous section (unnecessary); CTMs will not reject file summaries if extraneous sections are present.

Table 3-1 signifies two requirement conditions separated by a “/”. The first representation of requirements is intended to convey those GenCAM sections that shall be available as the initial input to the Bare Board test processes. The second instance of a requirement is to signify those data that shall be available once the processing descriptions have been completed.

Table 3-1 GenCAM Section Relationships for Bare Board Test

<table>
<thead>
<tr>
<th>Section Identifiers</th>
<th>Bare Board Test Program Generation</th>
<th>Bare Board Test Fixture Generation</th>
</tr>
</thead>
<tbody>
<tr>
<td>HEADERS</td>
<td>M/M</td>
<td>M/M</td>
</tr>
<tr>
<td>ADMINISTRATION</td>
<td>M/M</td>
<td>M/M</td>
</tr>
<tr>
<td>PRIMITIVES</td>
<td>M/M</td>
<td>M/M</td>
</tr>
<tr>
<td>ARTWORKS</td>
<td>M/M</td>
<td>M/M</td>
</tr>
<tr>
<td>LAYERS</td>
<td>O/O</td>
<td>M/M</td>
</tr>
<tr>
<td>PADSTACKS</td>
<td>-/-</td>
<td>M/M</td>
</tr>
<tr>
<td>PATTERNS</td>
<td>M/M</td>
<td>M/M</td>
</tr>
<tr>
<td>PACKAGES</td>
<td>-/-</td>
<td>-/-</td>
</tr>
<tr>
<td>FAMILIES</td>
<td>-/-</td>
<td>-/-</td>
</tr>
<tr>
<td>DEVICES</td>
<td>O/O</td>
<td>O/O</td>
</tr>
<tr>
<td>MECHANICALS</td>
<td>-/-</td>
<td>-/-</td>
</tr>
<tr>
<td>COMPONENTS</td>
<td>O/O</td>
<td>M/M</td>
</tr>
<tr>
<td>ROUTES</td>
<td>M/M</td>
<td>M/M</td>
</tr>
<tr>
<td>POWER</td>
<td>O/O</td>
<td>-/-</td>
</tr>
<tr>
<td>TESTCONNECTS</td>
<td>M/M</td>
<td>O/M</td>
</tr>
<tr>
<td>BOARDS</td>
<td>M/M</td>
<td>M/M</td>
</tr>
<tr>
<td>PANELS</td>
<td>O/O</td>
<td>O/O</td>
</tr>
<tr>
<td>FIXTURES</td>
<td>M/M</td>
<td>M/M</td>
</tr>
</tbody>
</table>
3.1.1 Bare Board Test

This document enumerates and explain the data requirements of the bare board, test step of the electronic circuit board manufacturing process. Data needs are described in the context in which they are used, and where assumptions are made, an attempt has been made to explain them. The overall effort is meant to identify and categorize data, to a reasonably, but vendor independent level. Not all data will be applicable to all situations, but any data that may be required should be listed and be provided with a syntax and location within the standard's data sets.

3.1.2 Fundamental Assumptions

This specification considers those parameters for visual inspection and electrical testing of the board. Physical metrics of material presence and thickness are supported, other process quality parameters (e.g. solderability, salts contamination) are included through references to the appropriate standard. Visual, guided visual and automated optical inspection are understood to be non-electrical test methods that are typically applied to board layers at intermediate steps of the process. Electrical bare board test is understood to be the measurement and comparison of an expected response to a recorded response, having properties of conductance, resistance, capacitance and impedance. Electrical tests are typically go, no-go tests on the completed board.

- **Opens/Shorts Test** - This is a series of resistance measurements taken end-to-end on each trace segment to assure the continuity of the conductor, and its isolation from all other traces.
- **Embedded (Printed) Component Test** – These are more sophisticated measurements, rivaling those of assembled board in-circuit test. These tests require more information pertaining to the component data, including expected nominal values and tolerances.
- **Time Domain Reflectometry (Impedance) Test** – This test is executed when specific trace impedance or impedance matching between traces is specified. The test involves the injection of a voltage pulse and measurement of its echo.
- **High-Potential Test** - As the name implies, these tests involve low current, but very high voltage measurements which further assure the isolation between traces.

3.1.3 Assembly Identification Requirements

The first of the identification requirements is the overall assembly identifier for the coupon, board, or panel. This is typically an internal part number, product model or product family and is most often based on bare board artwork. In addition there is often an assembly revision identifier to denote the generation of the artwork. If the assembly is a panel of homogeneous or heterogeneous (product-on-panel) subassemblies then it is important that the super-assembly identifier be differentiable from those of the subassemblies to prevent confusion, as in the case that the individual boards are depanelized.

3.1.4 Physical Descriptions

Besides parametric data associated with continuity and isolation, there is the category of physical data that is associating with fixturing and probing the panel/board. The first of this type of data describes the outline points of the coupon, panel or board. This is typically defined as a series of vertices which describe a closed, or close-able polygon, based on a point of origin either within
or outside of the board itself. In the case of a panel, there is the subsequent definition of the vertices of each board along with their offset and rotation relative to the panel origin. In order to maintain probe alignment, it is necessary to define the fiducial or tooling pin locations for each board relative to its own origin. Also relative to this origin are each of the pads and test-points of the board. Though each of these (X,Y) locations can be named (typically based on a device pin) or un-named, they must each maintain their association to a physical net of the board. These locations must also be allowed to carry attributes of accessibility and probable surface or direction.

4 GENERAL RULES

The following details reflect the rules in GenCAM to meet the requirements for bare board test. These rules are intended to meet the needs of the testing entity to understand the customer requirements.

Wherever necessary, additional requirements have been detailed to reflect precision. The attributes and rules for GenCAM described in IPC-2511 are referenced.

Wherever necessary, detailed descriptions or definitions of entries, attributes or characteristics are described according to the following issues detailed in table and descriptions.

<table>
<thead>
<tr>
<th>Table 4-1 Bare Board Test - Keyword Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Need Identifier</strong></td>
</tr>
<tr>
<td>Designer, Engineer, Billing Address</td>
</tr>
<tr>
<td>Board/Panel Identifier and Board/Panel Revision Identifier</td>
</tr>
<tr>
<td>Drawings</td>
</tr>
<tr>
<td>Embedded Component Locations</td>
</tr>
<tr>
<td>Embedded Component Values and Tolerances</td>
</tr>
<tr>
<td>Signal Names &amp; Characteristics</td>
</tr>
<tr>
<td>Physical Path &amp; Access Attributes</td>
</tr>
<tr>
<td>Engineering Change Effects Corrections To Previously Sent Data</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>
# Table 4-2 Bare Board Test Fixturing Keyword Usage

<table>
<thead>
<tr>
<th>Need Identifier</th>
<th>Section Keyword</th>
<th>Keyword Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Designer, Engineer, Billing Address</td>
<td>ADMINISTRATION</td>
<td>DESIGNER.&lt;person_ref&gt; ENGINEER.&lt;person_ref&gt; BILLTO.&lt;person_ref&gt;</td>
</tr>
<tr>
<td>Board/Panel Identifier and Board/Panel Revision Identifier</td>
<td>HEADER</td>
<td>PANEL.&lt;panel_number&gt; BOARD.&lt;board_number&gt;</td>
</tr>
<tr>
<td>Units of Measure</td>
<td>HEADER</td>
<td>UNITS, ANGLEUNITS</td>
</tr>
<tr>
<td>Panel Footprint (Location)</td>
<td>FIXTURES PANELS BOARDS</td>
<td>FIXTURE.PLACEMENT PANEL.OUTLINE BOARD.OUTLINE</td>
</tr>
<tr>
<td>Board Footprint (Location)</td>
<td>FIXTURES PANELS BOARDS</td>
<td>FIXTURE.PLACEMENT PANEL.OUTLINE BOARD.OUTLINE</td>
</tr>
<tr>
<td>Board/Panel Tooling Holes and Fiducials</td>
<td>PANELS BOARDS</td>
<td>PANEL.HOLEREF.&lt;hole_type&gt; BOARD.HOLEREF.&lt;hole_type&gt;</td>
</tr>
<tr>
<td>Signal Names</td>
<td>ROUTES</td>
<td>ROUTE.&lt;net_name&gt;</td>
</tr>
<tr>
<td>Potential Test Probing Locations, Access Attributes and Board Side</td>
<td>ROUTES LAYERS</td>
<td>ROUTE.PATH ROUTE.PLANE VIA TESTPAD COMPPIN CONNPIN LAYERS LAYERSINGLE LAYERSET LAYERSWAP</td>
</tr>
<tr>
<td>Fixture, Board/Panel Keepout Region</td>
<td>FIXTURES PANELS BOARDS</td>
<td>FIXTURE.KEEPOUT PANEL.KEEPOUT BOARD.KEEPOUT</td>
</tr>
<tr>
<td>Fixture Identifier</td>
<td>FIXTURES</td>
<td>FIXTURE.&lt;fixture_ref&gt;</td>
</tr>
<tr>
<td>Fixture Type</td>
<td>FIXTURES</td>
<td>FIXTURE.&lt;fixture_app&gt;</td>
</tr>
<tr>
<td>Testpoint</td>
<td>TESTCONNECTS</td>
<td>TESTCONNECT.TESTPROBE</td>
</tr>
<tr>
<td>Tester Resource Pin</td>
<td>TESTCONNECTS</td>
<td>TESTCONNECT.TESTPIN</td>
</tr>
<tr>
<td>Engineering Change Effects Corrections To Previously Sent Data</td>
<td>CHANGES</td>
<td>CHANGE, ADD, DELETE, RENAME ADDPRODUCT, DELETEPRODUCT, RENAMEPRODUCT</td>
</tr>
</tbody>
</table>

## 5 Modeling

The data files of GenCAM may be mapped to the information models. Information models are developed to ensure that complete mapping is capable between the information provided within the GenCAM characteristics. The correlation is provided in the activity models shown in IPC-2519.

All data activities are based on activity models as defined in IPC-2519. The activity models covered by CAD and CAM include the engineering, design, administrative, and fabrication and assembly characteristics. Each of these sections are intended to be detailed into various levels of activity much like layers of information needed to perform a particular manufacturing process.

Figure 5-1 shows the activity needed to develop administrative data.
5.1 Information Models

Information models are also helpful in understanding the requirements of the bare board product testing section. Attribute information is correlated to the parameters of GenCAM as well as to the activity models used to describe bare board electrical test data.

EXPRESS is an international information modeling format supported by ISO 10303-11. The graphic representation of EXPRESS is known as EXPRESS-G. Appendix A provides an explanation of the different EXPRESS-G requirements. Figures 5-2 through 5-5 show the EXPRESS-G version of the GenCAM FIXTURES, POWER, ROUTES and PADSTACKS sections. See www.gencam.org for complete EXPRESS-G model.
Figure 5-2 EXPRESS-G for FIXTURES

Note: This model does not address inverse relationships. As such, no statements regarding the cardinality of inverse relationships should be presumed from this model.
Figure 5-3  EXPRESS-G for POWER

Note: This model does not address inverse relationships. As such, no statements regarding the cardinality of inverse relationships should be presumed from this model.
Figure 5-4 EXPRESS-G for ROUTES
Figure 5-5 EXPRESS-G for PADSTACKS
6 REPORT GENERATORS

Data can be extracted from GenCAM files to produce various formats that are commonly used in the electronics industry. The types of reformatting can be used for electronic data transfer to tools or to facilitate inspection and human interpretation of text and/or graphic rendering. Note that no extraction tools are included in the IPC-2510 standard. Their creation is left to the industry as the need arises.

Figure 6-1 shows examples of bare board test requirements.

An example of an IPC-D-356 test file is shown below with an explanation of the format. The format is a fixed 80 character format with data having significance in the column position.

Column 1 3 = Point record
Column 2 1 = Feature and through-hole at point location
Column 3 7 = Standard electrical TEST data
Column 4-17 = Net identifier
Column 21-26 = Component Identifier
Column 27 = Dash separator between component identifier and pin number
Column 28-31 = Pin identifier
Column 33-37 = D in column 33 is diameter and 34-37 is the hole diameter in 0.0001"
Column 38 = P is PTH hole, U is non-PTH
Column 39-41 = A in 39 is access, 00 in 40-41 is two sided access
Column 42-57 = X-Y location
Column 58-62 = X feature dimension
Column 63-67 = Y feature dimension
Column 73-74 = Soldermask field where S0 is no soldermask on both sides

A sample file of IPC-D-356 follows:

C File generated by Bare Board TestGen, V3.4
C Board Number: 5022604 01 A1
C Generation Date: December 15, 1993, 12:15 A.M.
C
P JOB SINGLE BREAKOUT BOARD IPC356 TEST DATA
P FORM F(ixed)
P CODE 01
P UNITS CUST
P TITLE SINGLE BREAKOUT BOARD
P NUM 50-22604-01
P REV A1
P LANG SDEF 03
C Bare board test data
C This data conforms to IPC-D-356, Initial Release ",", March 1992
P VER ","
P DIM n 12345678901234567890123456789012345678901234567890123456789012345678901123456 317VCC P2 -.96 D 380PA00X 30300Y 21600 X 550 Y 550 S0 3172 P2 -.95 D 380PA00X 31300Y 21600 X 550 Y 550 S0
<table>
<thead>
<tr>
<th>Network Name</th>
<th>Reference Designation</th>
<th>X Position</th>
<th>Y Position</th>
<th>Component Location</th>
<th>Tooling Holes</th>
</tr>
</thead>
<tbody>
<tr>
<td>317GND</td>
<td>P2</td>
<td>-94</td>
<td>32300</td>
<td>380PA00X</td>
<td>0</td>
</tr>
<tr>
<td>3171</td>
<td>P2</td>
<td>-86</td>
<td>40300</td>
<td>380PA00X</td>
<td>0</td>
</tr>
<tr>
<td>317146</td>
<td>P2</td>
<td>-93</td>
<td>33300</td>
<td>380PA00X</td>
<td>0</td>
</tr>
<tr>
<td>317145</td>
<td>P2</td>
<td>-92</td>
<td>34300</td>
<td>380PA00X</td>
<td>0</td>
</tr>
<tr>
<td>317144</td>
<td>P2</td>
<td>-91</td>
<td>35300</td>
<td>380PA00X</td>
<td>0</td>
</tr>
<tr>
<td>317143</td>
<td>P2</td>
<td>-90</td>
<td>36300</td>
<td>380PA00X</td>
<td>0</td>
</tr>
<tr>
<td>317142</td>
<td>P2</td>
<td>-89</td>
<td>37300</td>
<td>380PA00X</td>
<td>0</td>
</tr>
<tr>
<td>317141</td>
<td>P2</td>
<td>-88</td>
<td>38300</td>
<td>380PA00X</td>
<td>0</td>
</tr>
<tr>
<td>317140</td>
<td>P2</td>
<td>-87</td>
<td>39300</td>
<td>380PA00X</td>
<td>0</td>
</tr>
</tbody>
</table>

**Figure 6.1** IPC 356 Bare Board Test File
7  REFERENCE INFORMATION

The following sections define reference documents that are useful in clarifying the products or process of the industry or provide additional insight into the subject of data modeling or released information models.

7.1  IPC (1)

IPC-2221  Design Standard for Rigid Printed Boards and Rigid Printed Board Assemblies
IPC-D-300  Printed Board Dimensions and Tolerances
IPC-D-310  Guidelines for Artwork Generation and Measurement Techniques for Printed Circuits
IPC-D-325  Documentation Requirements for Printed Boards, Assemblies and Support Drawings

7.2  American National Standards Institute (2)

ANSI X3.12  Subroutine Record Format Standardization
ANSI Y14.5  Dimensioning and Tolerancing for Engineering Drawing
ANSI Y32.1  Logic Diagram Standards
ANSI Y32.16  Electrical and Electrical Reference Designators
ANSI Z210.1  Metric Practice Guide (ASTM 380-72)

7.3  Department of Defense (3)

DoD-STD-100  Engineering Drawings

7.4  Electronic Industries Association (4)

EDIF 4 0 0  Electronic Data Interchange Format

7.5  International Organization for Standards (ISO)

ISO STEP Documentation

AP210  Electronic Printed Circuit Assembly: Drawings and Manufacturing
AP211  Electronic PC Assembly, Test Diagnostics & Remanufacture
AP221  Process Plant Functional Data & Schematic Representation
Appendix A

EXPRESS defines data objects and their relationships among data objects for a domain of interests. Some typical applications of data models include supporting the development of databases and enabling the exchange of data for a particular area of interest. As an example, a specific requirement of a database for an audio compact disc (CD) collection is shown in Figure 1.

Figure A-1 Example of EXPRESS-G Model

Data models are specified in a data modeling language. EXPRESS is a data modeling language defined in ISO 10303-11. One of the advantages of using EXPRESS-G over EXPRESS is that the structure of a data model can be more intuitively presented. A disadvantage of EXPRESS-G is that complex constraints cannot be formally specified. There are specific symbols used in EXPRESS-G notation. The meaning of those symbols is defined in the EXPRESS formatting.